FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study
Reconfigurable computers usually provide a limited number of different memory resources, such as host memory, external memory, and on-chip memory with different capacities and communication characteristics. A key challenge for achieving high-performance with reconfigurable accelerators is the effici...
Saved in:
Main Authors: | Tobias Schumacher, Tim Süß, Christian Plessl, Marco Platzner |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2011/760954 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Dynamic Reliability Management for FPGA-Based Systems
by: Jahanzeb Anwer, et al.
Published: (2020-01-01) -
On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
by: Mariusz Grad, et al.
Published: (2012-01-01) -
Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01) -
Exploration of Heterogeneous FPGA Architectures
by: Umer Farooq, et al.
Published: (2011-01-01) -
Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01)