A Hybrid Scale-Up and Scale-Out Approach for Performance and Energy Efficiency Optimization in Systolic Array Accelerators
The rapid development of deep neural networks (DNNs), such as convolutional neural networks and transformer-based large language models, has significantly advanced AI applications. However, these advances have introduced substantial computational and data demands, presenting challenges for the devel...
Saved in:
| Main Authors: | Hao Sun, Junzhong Shen, Changwu Zhang, Hengzhu Liu |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2025-03-01
|
| Series: | Micromachines |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2072-666X/16/3/336 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Enhancing Computation-Efficiency of Deep Neural Network Processing on Edge Devices through Serial/Parallel Systolic Computing
by: Iraj Moghaddasi, et al.
Published: (2024-07-01) -
FSSA: A Fully Serial and Mixed-Precision Systolic Array for Vision Transformer Acceleration on Edge
by: Iraj Moghaddasi, et al.
Published: (2025-01-01) -
The Effect of Asymmetric Transistor Aging on Systolic Arrays for Mission Critical Machine Learning Applications
by: Firas Ramadan, et al.
Published: (2025-01-01) -
Based on linear systolic array for convolutional neural network’s calculation optimization and performance analysis
by: Qinrang LIU, et al.
Published: (2018-12-01) -
On-chip photoelectric hybrid convolutional accelerator based on Bragg grating array
by: Kaiteng Cai, et al.
Published: (2024-10-01)