Warpage in wafer-level packaging: a review of causes, modelling, and mitigation strategies
Wafer-level packaging (WLP) is a pivotal semiconductor packaging technology that enables heterogeneously integrated advanced semiconductor packages with high-density electrical interconnections through its efficient and highly reliable manufacturing processes. Within this domain, fan-out wafer-level...
Saved in:
Main Authors: | Pallavi Praful, Chris Bailey |
---|---|
Format: | Article |
Language: | English |
Published: |
Frontiers Media S.A.
2025-02-01
|
Series: | Frontiers in Electronics |
Subjects: | |
Online Access: | https://www.frontiersin.org/articles/10.3389/felec.2024.1515860/full |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A warpage-free Si3N4 slurry strategy for vat photopolymerization
by: Chi Huang, et al.
Published: (2025-01-01) -
Si Substrate Backside—An Emerging Physical Attack Surface for Secure ICs in Flip Chip Packaging
by: Makoto Nagata, et al.
Published: (2024-01-01) -
The application of organic materials used in IC advanced packaging:A review
by: Liu Jikang
Published: (2025-04-01) -
High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
by: Shenggao Li, et al.
Published: (2024-01-01) -
DESIGN PRINCIPLES AND BLOCK SCHEMES OF THE PROBE AUTOMATIC INSPECTION SYSTEMS FOR MICROAND NANOELECTRONICS ON A WAFER
by: V. A. Minchenko, et al.
Published: (2015-04-01)