Static Switching Dynamic Buffer Circuit
We proposed footless domino logic buffer circuit. It minimizes redundant switching at the dynamic and the output nodes. The proposed circuit avoids propagation of precharge pulse to the output node and allows the dynamic node which saves power consumption. Simulation is done using 0.18 µm CMOS tech...
Saved in:
Main Authors: | A. K. Pandey, R. A. Mishra, R. K. Nagaria |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | Journal of Engineering |
Online Access: | http://dx.doi.org/10.1155/2013/646214 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Digital circuit for switch contact bounce analysis
by: A. A. Ivaniuk, et al.
Published: (2023-11-01) -
Realization of New Electronically Controllable Grounded and Floating Simulated Inductance Circuits Using Voltage Differencing Differential Input Buffered Amplifiers
by: Dinesh Prasad, et al.
Published: (2011-01-01) -
Effects of Porosity on the Static Compression of Foam Buffer Materials of Plant Fiber and Their Numerical Model
by: Chongqian Huang, et al.
Published: (2021-01-01) -
Comparison of Port Security Switch Layer 2 MAC Address Dynamic With MAC Address Static Sticky
by: Tommi Alfian Armawan Sandi, et al.
Published: (2022-12-01) -
BUFFERING FUNCTION: A GENERAL APPROACH FOR BUFFER BEHAVIOR
by: André Fernando de Oliveira
Published: (2020-09-01)