Blue Laser Diode Annealed Top-Gate Low Temperature Poly-Si TFTs With Low Resistance of Source/Drain From Deposited n+ Layer
In this letter, a high performance and large area feasible top-gate low-temperature polysilicon thin film transistor (LTPS TFT) technology is reported. The poly-Si active layer was formed by crystallizing the plasma enhanced chemical vapor deposited (PECVD) amorphous silicon (a-Si) film using the bl...
Saved in:
| Main Authors: | Hongyuan Xu, Guangmiao Wan, Xu Wang, Xiaoliang Zhou, Jing Liu, Jinming Li, Lei Lu, Shengdong Zhang |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Journal of the Electron Devices Society |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10506233/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Stabilization of noise parameters during annealing of highly alloyed structures of noise diodes
by: V. V. Busliuk, et al.
Published: (2021-10-01) -
Enhancement in Performance and Reliability of Fully Transparent a-IGZO Top-Gate Thin-Film Transistors by a Two-Step Annealing Treatment
by: Shuaiying Zheng, et al.
Published: (2025-03-01) -
A Printed Gate Controlled Electrochemical Capacitor‐Diode (G‐CAPode) for AC Filtering Applications
by: Christin Gellrich, et al.
Published: (2025-06-01) -
Investigation of Contact Properties and Device Performance for Bifacial Double-Side Textured Silicon Solar Cells With Polysilicon Based Passivating Contacts
by: Pradeep Padhamnath, et al.
Published: (2025-01-01) -
Improved performance of lateral β-Ga2O3 Schottky barrier diodes by nitrogen thermal annealing
by: Yu-Ru Li, et al.
Published: (2025-06-01)