High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm

Aiming at the high performance requirements of signature verification for specific scenarios such as blockchain, a high-speed hardware architecture of Ed25519 was proposed.To reduce the number of calculations for point addition and point double, a multiple point multiplication algorithm based on int...

Full description

Saved in:
Bibliographic Details
Main Authors: Yiming XUE, Shurong LIU, Shuheng GUO, Yan LI, Cai’e HU
Format: Article
Language:zho
Published: Editorial Department of Journal on Communications 2022-03-01
Series:Tongxin xuebao
Subjects:
Online Access:http://www.joconline.com.cn/zh/article/doi/10.11959/j.issn.1000-436x.2022061/
Tags: Add Tag
No Tags, Be the first to tag this record!