Controllable floating gate memory performance through device structure design
Floating gate memory devices based on two-dimensional materials hold tremendous potential for high-performance nonvolatile memory. However, the memory performance of the devices utilizing the same two-dimensional heterostructures exhibits significant differences from lab to lab, which is often attri...
Saved in:
| Main Authors: | Ruitong Bie, Ce Li, Zirui Zhang, Tianze Yu, Dongliang Yang, Binghe Liu, Linfeng Sun |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2025-12-01
|
| Series: | Chip |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2709472325000255 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Investigating Floating-Gate Topology Influence on van der Waals Memory Performance
by: Hao Zheng, et al.
Published: (2025-04-01) -
Building blocks for one-dimensional van der Waals heterostructures
by: Xiang Rong, et al.
Published: (2022-06-01) -
Polarity‐Reversal of Exchange Bias in van der Waals FePS3/Fe3GaTe2 Heterostructures
by: Han Xiao, et al.
Published: (2024-12-01) -
Physics of 2D Materials for Developing Smart Devices
by: Neeraj Goel, et al.
Published: (2025-03-01) -
Gate‐Tunable Dual‐Mode Optoelectronic Device for Self‐Powered Photodetector and Optoelectronic Synapse
by: Yi Ouyang, et al.
Published: (2025-05-01)