Single source switched capacitor boosting nine-level inverter for PV applications
Switched-Capacitor-Based Multilevel Inverters (SCMLIs) are evaluated using a ''cost function'' (CF) that takes into consideration important factors such the number of devices, total standing voltage (TSV), and source demands. In this study, a nine-level inverter is constructed to...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2025-06-01
|
| Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2772671125001160 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Switched-Capacitor-Based Multilevel Inverters (SCMLIs) are evaluated using a ''cost function'' (CF) that takes into consideration important factors such the number of devices, total standing voltage (TSV), and source demands. In this study, a nine-level inverter is constructed to improve its boosting capabilities while minimizing its CF value and switch count. The proposed SCMLI uses a single DC source and two capacitors to achieve a voltage boosting of four. Peak Inverse Voltage (PIV) is lower than the output voltage peak amplitude for all working switches. Using a level-shifted pulse width modulation technique, the suggested architecture is examined. First, the performance of the suggested design is examined using MATLAB/Simulink simulations that allow for various kinds of parameter variations. It also takes into account the design of switching capacitors and the assessment of device power losses. PLECS software based thermal modelling is used to evaluate efficiency and power losses. The enhanced performance of the proposed structure in addressing key areas is demonstrated by a detailed comparative examination of existing topologies. Following that, hardware-in-loop (HIL) tests are carried out to validate the feasibility of the study and the functionality of the suggested topology. |
|---|---|
| ISSN: | 2772-6711 |