Stateful Full Adder Using Silicon Diodes
Stateful logic can perform logic operations and simultaneously stores computational results in memory devices. Most stateful logic bases and algorithms have been studied using resistive random‐access memory devices. Herein, stateful full adders consisting of silicon p+–n–p–n+ diodes that exhibit swi...
Saved in:
| Main Authors: | Jaemin Son, Juhee Jeon, Kyoungah Cho, Sangsig Kim |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2025-06-01
|
| Series: | Advanced Intelligent Systems |
| Subjects: | |
| Online Access: | https://doi.org/10.1002/aisy.202400735 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Feasibility of Cascadable Plasmonic Full Adder
by: Mitsuo Fukuda, et al.
Published: (2019-01-01) -
Compact XOR/XNOR-Based Adders and BNNs Utilizing Drain-Erase Scheme in Ferroelectric FETs
by: Musaib Rafiq, et al.
Published: (2025-01-01) -
CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01) -
A high‐performance full swing 1‐bit hybrid full adder cell
by: Shahbaz Hussain, et al.
Published: (2022-05-01) -
Low Latency and Power Efficient Reversible Full Adder based on Toffoli Gates
by: Seyedeh Fatemeh Deymad, et al.
Published: (2025-04-01)