Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model
Functional verification has become one of the main bottlenecks in the cost-effective design of embedded systems, particularly for symmetric multiprocessors. It is estimated that verification in its entirety accounts for up to 60% of design resources, including duration, computer resources, and total...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2015-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2015/915409 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832566262093316096 |
|---|---|
| author | Shupeng Wang Kai Huang Tianyi Xie Xiaolang Yan |
| author_facet | Shupeng Wang Kai Huang Tianyi Xie Xiaolang Yan |
| author_sort | Shupeng Wang |
| collection | DOAJ |
| description | Functional verification has become one of the main bottlenecks in the cost-effective design of embedded systems, particularly for symmetric multiprocessors. It is estimated that verification in its entirety accounts for up to 60% of design resources, including duration, computer resources, and total personnel. Simulation-based verification is a long-standing approach used to locate design errors in the symmetric multiprocessor verification. The greatest challenge of simulation-based verification is the creation of the reference model of the symmetric multiprocessor. In this paper, we propose an efficient symmetric multiprocessor reference model, Hybrid Model, written with SystemC. SystemC can provide a high-level simulation environment and is faster than the traditional hardware description languages. Hybrid Model has been implemented in an efficient 32-bit symmetric multiprocessor verification. Experimental results show our proposed model is a fast, accurate, and efficient symmetric multiprocessor reference model and it is able to help designers to locate design errors easily and accurately. |
| format | Article |
| id | doaj-art-1c75bc035ed6419b9faf52b51acfb5c8 |
| institution | Kabale University |
| issn | 2090-0147 2090-0155 |
| language | English |
| publishDate | 2015-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Journal of Electrical and Computer Engineering |
| spelling | doaj-art-1c75bc035ed6419b9faf52b51acfb5c82025-02-03T01:04:36ZengWileyJournal of Electrical and Computer Engineering2090-01472090-01552015-01-01201510.1155/2015/915409915409Hybrid Model: An Efficient Symmetric Multiprocessor Reference ModelShupeng Wang0Kai Huang1Tianyi Xie2Xiaolang Yan3Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, ChinaDepartment of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, ChinaInstitute of VLSI Design, Zhejiang University, Hangzhou 310027, ChinaInstitute of VLSI Design, Zhejiang University, Hangzhou 310027, ChinaFunctional verification has become one of the main bottlenecks in the cost-effective design of embedded systems, particularly for symmetric multiprocessors. It is estimated that verification in its entirety accounts for up to 60% of design resources, including duration, computer resources, and total personnel. Simulation-based verification is a long-standing approach used to locate design errors in the symmetric multiprocessor verification. The greatest challenge of simulation-based verification is the creation of the reference model of the symmetric multiprocessor. In this paper, we propose an efficient symmetric multiprocessor reference model, Hybrid Model, written with SystemC. SystemC can provide a high-level simulation environment and is faster than the traditional hardware description languages. Hybrid Model has been implemented in an efficient 32-bit symmetric multiprocessor verification. Experimental results show our proposed model is a fast, accurate, and efficient symmetric multiprocessor reference model and it is able to help designers to locate design errors easily and accurately.http://dx.doi.org/10.1155/2015/915409 |
| spellingShingle | Shupeng Wang Kai Huang Tianyi Xie Xiaolang Yan Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model Journal of Electrical and Computer Engineering |
| title | Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model |
| title_full | Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model |
| title_fullStr | Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model |
| title_full_unstemmed | Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model |
| title_short | Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model |
| title_sort | hybrid model an efficient symmetric multiprocessor reference model |
| url | http://dx.doi.org/10.1155/2015/915409 |
| work_keys_str_mv | AT shupengwang hybridmodelanefficientsymmetricmultiprocessorreferencemodel AT kaihuang hybridmodelanefficientsymmetricmultiprocessorreferencemodel AT tianyixie hybridmodelanefficientsymmetricmultiprocessorreferencemodel AT xiaolangyan hybridmodelanefficientsymmetricmultiprocessorreferencemodel |