Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application

Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application

With the growing popularity of FPGA-based accelerators in HPC applications, new challenges have emerged, particularly in terms of programming and portability. This paper provides an overview of the current state of FPGA tools and their limitations. This study evaluates the performance and portabilit...

Full description

Saved in:
Bibliographic Details
Main Authors: Manuel De Castro, Roberto R. Osorio, Francisco J. Andujar, Rocio Carratala-Saez, Yuri Torres, Diego R. Llanos
Format: Article
Language:English
Published: IEEE 2025-01-01
Series:IEEE Access
Subjects:
Data parallelism
FPGA
HLS
OpenCL
portability
SYCL
Online Access:https://ieeexplore.ieee.org/document/10926827/
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

https://ieeexplore.ieee.org/document/10926827/

Similar Items