Energy efficient design and implementation of approximate adder for image processing applications
Approximate computing is a new technique that promises to speed up computations while preserving a level of precision suitable for error-tolerant systems such as neural networks and graphics. At the edge, a lot of computationally complex methods are now in use. As such, designing quick a...
Saved in:
| Main Authors: | Naik Jatothu Brahmaiah, Kumar Kanagala Sateesh, Krishnaiah Kondragunta Rama, Koteswararao Seelam |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Faculty of Technical Sciences in Cacak
2025-01-01
|
| Series: | Serbian Journal of Electrical Engineering |
| Subjects: | |
| Online Access: | https://doiserbia.nb.rs/img/doi/1451-4869/2025/1451-48692501075N.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA‐Based Design of Ultra‐Efficient Approximate Adders for High‐Fidelity Image Processing: A Logic‐Optimized Approach
by: Ramakrishna Reddy Eamani, et al.
Published: (2025-07-01) -
Reinforcement-Learning-Based Synthesis of Custom Approximate Parallel Prefix Adders
by: Apostolos Stefanidis, et al.
Published: (2024-12-01) -
Synthesis of parallel adders from if-decision diagrams
by: A. A. Prihozhy
Published: (2020-08-01) -
Approximated 2-Bit Adders for Parallel In-Memristor Computing With a Novel Sum-of-Product Architecture
by: Christian Simonides, et al.
Published: (2024-01-01) -
Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
by: Venkata Sudhakar Chowdam, et al.
Published: (2025-04-01)