Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency
One of the most important steps in spectral analysis is filtering, where window functions are generally used to design filters. In this paper, we modify the existing architecture for realizing the window functions using CORDIC processor. Firstly, we modify the conventional CORDIC algorithm to reduce...
Saved in:
Main Authors: | Supriya Aggarwal, Kavita Khare |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2012/185784 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Simple Hybrid Scaling-Free CORDIC Solution for FPGAs
by: Leonid Moroz, et al.
Published: (2014-01-01) -
Enhanced Performance of New Scaling-Free CORDIC for Memory-Based Fast Fourier Transform Architecture
by: C. Paramasivam, et al.
Published: (2025-01-01) -
rule4ml: an open-source tool for resource utilization and latency estimation for ML models on FPGA
by: Mohammad Mehdi Rahimifar, et al.
Published: (2025-01-01) -
FPGA Implementation of A∗ Algorithm for Real-Time Path Planning
by: Yuzhi Zhou, et al.
Published: (2020-01-01) -
Redesigning and Implementing the Public Game Information and Rating System in South Korea
by: HoSeong Kang, et al.
Published: (2022-01-01)