Showing 41 - 60 results of 332 for search '"transistor"', query time: 0.04s Refine Results
  1. 41

    Step-necking growth of silicon nanowire channels for high performance field effect transistors by Lei Wu, Zhiyan Hu, Lei Liang, Ruijin Hu, Junzhuan Wang, Linwei Yu

    Published 2025-01-01
    “…Abstract Ultrathin silicon nanowires (diameter <30 nm) with strong electrostatic control are ideal quasi-1D channel materials for high-performance field effect transistors, while a short channel is desirable to enhance driving current. …”
    Get full text
    Article
  2. 42

    A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor by Vipin Kumar Sharma, Abhishek Kumar

    Published 2025-01-01
    “…The experiment with carbon nanotube field-effect transistor (CNTFET) offers higher drive current and lower power consumption compared to conventional silicon-based transistors. …”
    Get full text
    Article
  3. 43
  4. 44
  5. 45

    Memristor‐transistor hybrid ternary content addressable memory using ternary memristive memory cell by Masoodur Rahman Khan, ABM Harun‐ur Rashid

    Published 2021-10-01
    “…Abstract A memristor‐transistor hybrid ternary content addressable memory (MTCAM) with a memristor‐based ternary memory cell is proposed. …”
    Get full text
    Article
  6. 46

    Physics-Based Compact Model of Independent Dual-Gate BEOL-Transistors for Reliable Capacitorless Memory by Lihua Xu, Kaifei Chen, Zhi Li, Yue Zhao, Lingfei Wang, Ling Li

    Published 2024-01-01
    “…Capacitorless DRAM architectures based on Back-End-of-Line (BEOL)-transistors are promising for long-retention, high-density and low-power 3D DRAM solutions due to its low leakage, operational flexibility, and monolithic integration capability. …”
    Get full text
    Article
  7. 47
  8. 48

    A Virtual Fabrication and High-Performance Design of 65 nm Nanocrystal Floating-Gate Transistor by Thinh Dang Cong, Trang Hoang

    Published 2024-01-01
    “…Besides, the transistor achieves a thin thickness of the tunnel gate oxide layer. …”
    Get full text
    Article
  9. 49
  10. 50
  11. 51

    Pass-Transistor-Enabled Split Input Voltage Level Shifter for Ultra-Low-Power Applications by Chakali Chandrasekhar, Mohammed Mahaboob Basha, Sari Mohan Das, Oruganti Hemakesavulu, Mohan Dholvan, Javed Syed

    Published 2025-01-01
    “…In this article, a Pass-Transistor-Enabled Split Input Voltage Level Shifter (PVLS) is designed for area, delay, and power-efficient applications with a wide voltage conversion range. …”
    Get full text
    Article
  12. 52
  13. 53

    Current mirror with charge dissipation transistor for analogue single‐event transient mitigation in space application by Jingtian Liu, Bin Liang, Jianjun Chen, Yaqing Chi, Li Yan, Yang Guo

    Published 2021-03-01
    “…Abstract Current mirror utilizing an extra transistor for single‐event‐induced charge dissipation is proposed. …”
    Get full text
    Article
  14. 54
  15. 55
  16. 56

    Low-power artificial neuron networks with enhanced synaptic functionality using dual transistor and dual memristor. by Keerthi Nalliboyina, Sakthivel Ramachandran

    Published 2025-01-01
    “…The suggested circuit employs memristor-based artificial neurons with Dual Transistor and Dual Memristor (DTDM) synapse circuit. …”
    Get full text
    Article
  17. 57
  18. 58

    Conjugated Ladder Polymers: Unique Organic π-Conjugated Materials for Optoelectronics, Transistors, and Energy Harvesting and Storage by Kok Chan Chong, Teck Lip Dexter Tam, Ran Tao, Kang Le Osmund Chin, Ming Hui Chua, Jianwei Xu

    Published 2025-01-01
    “…It also covers organic transistors like organic field-effect transistors and organic electrochemical transistors. …”
    Get full text
    Article
  19. 59
  20. 60

    Trade-offs encountered in traditional mobility enhancement techniques applied to contact-controlled thin film transistors by Roshna B. Raj, Ashutosh Kumar Tripathi, Shiny Nair, T. Mukundan, T. K. Shahana

    Published 2025-01-01
    “…Various mobility enhancement strategies are used at the material, process, and design geometry levels, to improve the performance of conventional thin film transistors (TFTs). These include the optimization of contact barrier height, semiconductor carrier concentration, post-annealing, and channel length optimization. …”
    Get full text
    Article