-
121
A–102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL
Published 2024-01-01Subjects: “…All-digital phase-locked loop (ADPLL)…”
Get full text
Article -
122
Hybrid FOT2F-FOPD controller for permanent magnet synchronization motor based on ILA optimization with SRF-PLL
Published 2024-06-01Subjects: Get full text
Article -
123
Modelling and Extraction of Current Harmonic Components based on Instantaneous Power Theory for Shunt Active Filter under Weak Grid
Published 2024-04-01Subjects: Get full text
Article -
124
Millimeter-Wave All-Digital Phase-Locked Loop Using Reference Waveform Oversampling Techniques
Published 2024-01-01Subjects: “…All-digital phase-locked loop (ADPLL)…”
Get full text
Article -
125
Nonlinearity-Induced Spur Analysis in Fractional-<italic>N</italic> Synthesizers With ΔΣ Quantization Cancellation
Published 2024-01-01Subjects: “…All-digital phase-locked loop (ADPLL)…”
Get full text
Article