-
1
Low-latency hierarchical routing of reconfigurable neuromorphic systems
Published 2025-02-01Subjects: Get full text
Article -
2
A Reinforcement Learning Based Approach for Efficient Routing in Multi-FPGA Platforms
Published 2024-12-01Subjects: Get full text
Article -
3
Design and hardware implementation of a CAN communication protocol
Published 2008-01-01Subjects: Get full text
Article -
4
Reconfigurable buffer mechanism in switch fabric design
Published 2012-10-01Subjects: Get full text
Article -
5
Survey of FPGA based recurrent neural network accelerator
Published 2019-08-01Subjects: Get full text
Article -
6
Implementation of Simplified Data Encryption Standard on FPGA using VHDL
Published 2022-03-01Subjects: “…Cryptography, DES, S-DES, FPGA, VHDL…”
Get full text
Article -
7
A Hardware Accelerator for the Inference of a Convolutional Neural network
Published 2019-11-01Subjects: Get full text
Article -
8
Co-decode algorithm of network coding with hardware logic
Published 2012-07-01Subjects: Get full text
Article -
9
Digital circuit for switch contact bounce analysis
Published 2023-11-01Subjects: Get full text
Article -
10
Software-defined protocol independent parser based on FPGA
Published 2020-02-01Subjects: “…FPGA…”
Get full text
Article -
11
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
Published 2025-01-01Subjects: Get full text
Article -
12
Optimizing FPGA Resource Allocation for SHA-3 Using DSP48 and Pipelining Techniques
Published 2025-01-01Subjects: Get full text
Article -
13
Design and realization of a high-speed traffic collection and processing scheme for campus networks using FPGA
Published 2024-11-01Subjects: “…FPGA…”
Get full text
Article -
14
Sketch-based data plane hardware model for software-defined measurement
Published 2017-10-01Subjects: Get full text
Article -
15
A VHDL Code for Offset Pulse Position Modulation Working with Reed Solomon System by Using ModelSim
Published 2022-12-01Subjects: Get full text
Article -
16
Development and testing of a dual-frequency real-time hardware feedback system for the hard X-ray nanoprobe beamline of the SSRF
Published 2025-01-01Subjects: Get full text
Article -
17
Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator
Published 2024-11-01Subjects: Get full text
Article -
18
Implementation of SM3 algorithm based on SoPC component
Published 2017-05-01Subjects: Get full text
Article -
19
Design of Network Service Transmission with LDPC Coding in Space Laser Communication
Published 2024-12-01Subjects: Get full text
Article -
20