Impact of Strain on Sub-3 nm Gate-All-Around CMOS Logic Circuit Performance Using a Neural Compact Modeling Approach by Ji Hwan Lee, Kihwan Kim, Kyungjin Rim, Soogine Chong, Hyunbo Cho, Saeroonter Oh

Subjects: Get full text

Enhancement and Expansion of the Neural Network-Based Compact Model Using a Binning Method by Jinyoung Choi, Hyunjoon Jeong, Sangmin Woo, Hyungmin Cho, Yohan Kim, Jeong-Taek Kong, Soyoung Kim

Subjects: Get full text

Physics-Based Compact Model of Independent Dual-Gate BEOL-Transistors for Reliable Capacitorless Memory by Lihua Xu, Kaifei Chen, Zhi Li, Yue Zhao, Lingfei Wang, Ling Li

Subjects: Get full text

A Physics-Based Compact DC Model for AOS TFTs Considering Effects of Active Layer Thickness Variation by Minxi Cai, Wei Zhong, Bei Liu, Piaorong Xu, Jing Cao

Subjects: Get full text

Resonant Tunneling Nanostructures: Eliminating Current Saturation on Negative Differential Conductivity Region in Compact Dissipative Simulations by Natalia Vetrova, Evgeny Kuimov, Sergey Meshkov, Vladimir Sinyakin, Mstislav Makeev, Vasiliy Shashurin

Subjects: Get full text

Enhancing Interpretability of Neural Compact Models: Toward Reliable Device Modeling by Chanwoo Park, Hyunbo Cho, Jungwoo Lee

Subjects: “…Neural compact models…”
Get full text