-
101
LONGITUDINAL VIBRATION CHARACTERISTICS OF DRILL BIT IN DRILLING RIG INFLUENCE ON WEAR AND MECHANISM OF TOOTH WHEEL END
Published 2019-01-01Subjects: “…Roller bit…”
Get full text
Article -
102
ANOVA OPTIMIZATION OF DRILL BIT TEMPERATURE IN DRILLING OF PURE AND CARBON BLACK REINFORCED HIGH DENSITY POLYETHYLENE
Published 2019-09-01Subjects: Get full text
Article -
103
Bit selection method based on the rock drillability characteristics and principal component analysis of rock-breaking indicators
Published 2025-02-01Subjects: “…Bit selection…”
Get full text
Article -
104
Robust Signature-Based Copyright Protection Scheme Using the Most Significant Gray-Scale Bits of the Image
Published 2012-01-01“…The most significant bit- (MSB-) plane of an image is least likely to change by the most signal processing operations. …”
Get full text
Article -
105
Erasure channel modelling–based secure bit allocation schemes for multipath routing in wireless sensor networks
Published 2016-12-01“…Based on the binary erasure channel model, the problem of multipath routing degrades to a problem of bit allocation for each path. We formulate the problems and find that the problems are both quasi-convex. …”
Get full text
Article -
106
Golden code based transmission schemes and decoding methods for MIMO downlink system with finite-bit feedback
Published 2018-11-01Subjects: Get full text
Article -
107
Optimized PFA algorithm in GPS software receiver
Published 2012-04-01Subjects: “…2bit quantization…”
Get full text
Article -
108
A New Physical Layer Security Scheme Based on Adaptive Bit Channel Selection for Polar-Coded OFDM
Published 2024-01-01“…Our approach is based on the <italic>adaptive bit channel selection</italic>, where the input bit channels of polar code are selected according to the frequency selectivity of the main channel. …”
Get full text
Article -
109
Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA
Published 2021-09-01“…Abstract The authors present a new method for the generation of pseudorandom bits, based on coupled variable input linear congruential generator (LCG) and a clock divider. …”
Get full text
Article -
110
A Bit-Parallel Tabu Search Algorithm for Finding Es2-Optimal and Minimax-Optimal Supersaturated Designs
Published 2023-01-01“…This allows developing a bit-parallel tabu search (TS) algorithm. The TS algorithm found Es2-optimal and minimax-optimal SSDs achieving the sharpest known Es2 lower bound with smax∈2,4,6 of sizes N,m=16,25, (16, 26), (16, 27), (18, 23), (18, 24), (18, 25), (18, 26), (18, 27), (18, 28), (18, 29), (20, 21), (22, 22), (22, 23), (24, 24), and (24, 25). …”
Get full text
Article -
111
Geometric Evolvement, Simulation, and Test of a Bionic Lateral PDC Reamer Bit Inspired by Capra sibirica Horn
Published 2022-01-01“…PDC (polycrystalline diamond compact) bit is the key equipment for drilling holes inside the rock in oil and mining industry. …”
Get full text
Article -
112
-
113
A 0.002‐mm2 8‐bit 1‐MS/s low‐power time‐based DAC (T‐DAC)
Published 2021-11-01Get full text
Article -
114
-
115
All-optical pattern matching system of 42 Gbit/s 4-bit BPSK signals and its demonstration for optoelectronic firewall
Published 2022-07-01“…To achieve the all-optical pattern matching for optoelectronic firewall which could process high-speed optical signals efficiently, a BPSK all-optical pattern recognition system with the data rate up to 42 Gbit/s was proposed and demonstrated by employing the commercial optical components.First, the input BPSK sequence was converted to a positive and a negative IM signals by adding in-phase and inverse-phase coherent carriers, respectively.Then the converted IM signals were coupled into time delay lines and optical AND logic gates implemented by HNLF to achieve the optical correlation operation.In the end, a high-level optical pulse indicating the pattern matched result was output.The numerical simulation and the experiment results demonstrate that the proposed system can recognize a 4-bit target BPSK sequence from an 8-bit 42 Gbit/s BPSK input sequence, which proves the feasibility of the all-optical pattern matching of BPSK signals and can be applied to high-speed optoelectronic firewall.…”
Get full text
Article -
116
Transmit waveform and receive filter design for multiple‐input multiple‐output radar with one‐bit digital‐to‐analogue converters
Published 2022-09-01“…Abstract In this paper, we investigate the joint design of transmit waveform and receive filter for colocated Multiple‐Input Multiple‐Output radar equipped with one‐bit digital‐to‐analogue converters (DACs). The problem is formulated as maximising the output signal‐to‐interference‐plus‐noise ratio in the presence of signal‐dependent interferences, subject to a discrete constraint imposed by the waveform quantised with one‐bit DACs. …”
Get full text
Article -
117
-
118
A Millimeter-Wave Single-Bit Reconfigurable Intelligent Surface With High-Resolution Beam-Steering and Suppressed Quantization Lobe
Published 2025-01-01“…We present a 1-bit reconfigurable intelligent surface (RIS) operating at millimeter-wave frequencies that suppresses the undesired grating lobes encountered in binary phase modulation schemes and achieves high resolution beam steering. …”
Get full text
Article -
119
Bit error rate performance analysis of TCM-8PSK system based on band-limited nonlinear satellite channel
Published 2006-01-01Get full text
Article -
120
Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation
Published 2007-01-01“…A circuit of 10bit,200MHz sampling frequency current steering DAC with hierarchical symmetrical switching sequences was presented,which compensate the gradient error.The DAC employs segmented architecture.An integral linearity error caused by error distributes of current sources was reduced by a new switching sequence called "hierarchi-cal symmetrical switching".The DAC was built in a video-rate adaptive equalizer IC,which was fabricated in a 0.35μm,3.3V CMOS process.The area of DAC is 1.26mm×0.78mm.When operating at 14.318 MHz(4Fsc) sampling freguency,the effective numbers of bits is 9.3.Both the integral and the differential linearity errors are less than ± 0.5LSB.…”
Get full text
Article