Showing 21 - 40 results of 1,322 for search '"bit"', query time: 0.05s Refine Results
  1. 21
  2. 22

    Multi-pulse Fourier codes for bit transmission at the quantum limit by Matteo Rosati

    Published 2025-01-01
    “…Bit-transmission can be enhanced by the use of quantum detection techniques, realizing a joint-detection receiver (JDR) that is able to decode transmitted signals via a collective operation and achieve the Holevo channel capacity. …”
    Get full text
    Article
  3. 23
  4. 24

    Bit-Sliced Implementation of SM4 and New Performance Records by Xin Miao, Lu Li, Chun Guo, Meiqin Wang, Weijia Wang

    Published 2023-01-01
    “…First, we present a more efficient bit-sliced representation for SM4, which enables running 64 blocks in parallel with 256-bit registers. …”
    Get full text
    Article
  5. 25
  6. 26

    Suboptimal Greedy Power Allocation Schemes for Discrete Bit Loading by Waleed Al-Hanafy, Stephan Weiss

    Published 2013-01-01
    “…We consider low cost discrete bit loading based on greedy power allocation (GPA) under the constraints of total transmit power budget, target BER, and maximum permissible QAM modulation order. …”
    Get full text
    Article
  7. 27
  8. 28

    INTER-LAYER BIT ALLOCATION FOR SCALABLE HIGH-EFFICIENCY VIDEO CODING by Võ Phương Bình

    Published 2016-06-01
    Subjects: “…cấp phát bít…”
    Get full text
    Article
  9. 29
  10. 30
  11. 31

    Using micro:bit for building distributed sensor networks in robotic systems by Roman Duban, Yurii Yurko

    Published 2024-11-01
    “…The purpose of the paper is to explore the possibilities of integrating the micro:bit microcontroller with external devices through UART, I2C, and SPI protocols to create modular and distributed sensor networks in robotic systems. …”
    Get full text
    Article
  12. 32

    Reconstruction of sparse check matrix for LDPC at high bit error rate by Zhaojun WU, Limin ZHANG, Zhaogen ZHONG, Renxin LIU

    Published 2021-03-01
    “…In order to reconstruct the sparse check matrix of LDPC, a new algorithm which could directly reconstruct the LDPC was proposed.Firstly, according to the principle of the traditional reconstruction algorithm, the defects of the traditional algorithm and the reasons for the defects were analyzed in detail.Secondly, based on the characteristics of sparse matrix, some bit sequences in code words were randomly extracted for Gaussian elimination.At the same time, in order to reliably realize that the extracted bits sequence could contain parity check nodes, the multiple random variables were determined based on the probability of containing check nodes in one extraction.Finally, the statistical characteristics of LDPC under the suspected check vector was analyzed.Based on the minimum error decision rule, the sparse check vector was determined.The simulation results show that the rate of reconstruction of most LDPC in IEEE 802.11 protocol can reach more than 95% at BER of 0.001, and the noise robustness of the proposed method is better than that of the traditional algorithm.At the same time, the new algorithm not only does not need sparseness of parity check matrix, but also has the good performance for both diagonal and non-diagonal check matrix.…”
    Get full text
    Article
  13. 33
  14. 34
  15. 35

    Improved Design of Bit Synchronization Clock Extraction in Digital Communication System by Huimin Duan, Hui Huang, Cuihua Li

    Published 2018-01-01
    “…The results show that the improved system performs the accurate extraction of bit synchronized clock, reduces the phase jitter problem, improves the system running efficiency and the ability of anti-interference, and guarantees the synchronization performance of the digital communication system.…”
    Get full text
    Article
  16. 36
  17. 37
  18. 38

    Application of 16 bit image lossy compression based on the JPEG standard by Nini XU, Chenguang LI

    Published 2016-04-01
    Subjects: “…16 bit image lossy compression…”
    Get full text
    Article
  19. 39

    Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis by Zhiqiang Li, Hanwu Chen, Guowu Yang, Wenjie Liu

    Published 2013-01-01
    “…Owing to the exponential nature of the memory and run-time complexity, many methods can only synthesize 3-bit reversible circuits and cannot synthesize 4-bit reversible circuits well. …”
    Get full text
    Article
  20. 40

    Storage-Efficient 16-Bit Hybrid IP Traceback with Single Packet by Ming Hour Yang

    Published 2014-01-01
    “…Some even have false positives because they use an IP header’s fragment offset for marking. Thus, we propose a 16-bit single packet hybrid IP traceback scheme that combines packet marking and packet logging with high accuracy and low storage requirement. …”
    Get full text
    Article