Showing 1 - 9 results of 9 for search '"VLSI design"', query time: 0.04s Refine Results
  1. 1
  2. 2
  3. 3
  4. 4
  5. 5
  6. 6
  7. 7

    A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application by Sumitra Singar, N. K. Joshi, P. K. Ghosh

    Published 2018-01-01
    “…Dual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard. …”
    Get full text
    Article
  8. 8
  9. 9

    A Physical Charge-Based Analytical Threshold Voltage Model for Cryogenic CMOS Design by Hao Su, Yiyuan Cai, Shenghua Zhou, Guangchong Hu, Yu He, Yunfeng Xie, Yuhuan Lin, Chunhui Li, Tianqi Zhao, Jun Lan, Wenhui Wang, Wenxin Li, Feichi Zhou, Xiaoguang Liu, Longyang Lin, Yida Li, Hongyu Yu, Kai Chen

    Published 2024-01-01
    “…The model retains standard threshold voltage definition by various charges across the MOSFET capacitor while being analytical in its form, therefore, suitable for cryogenic CMOS VLSI design. Consequently, a model covering each and all above characteristics is proposed for the first time. …”
    Get full text
    Article