-
1
VLSI design of symmetric two-dimensional finite impulse response filter architecture using approximate circuits and parallel Processing
Published 2025-06-01“…This study presents an innovative filter architecture for a Two-Dimensional (2-D) FIR filter and illustrates its implementation in VLSI design through symmetric processing, parallelism, and approximate computing principles. …”
Get full text
Article -
2
Center of Largest Area Defuzzifier Vnit VLSI Architecture
Published 2023-02-01Subjects: Get full text
Article -
3
Center of Sums based Defuzzifier Unit VLSI Architecture
Published 2023-02-01Subjects: Get full text
Article -
4
-
5
Analysis and Design of a Low-Voltage High-Precision Switched-Capacitor Delta–Sigma Modulator
Published 2025-01-01Get full text
Article -
6
A High-Efficiency Piezoelectric Energy Harvesting and Management Circuit Based on Full-Bridge Rectification
Published 2024-10-01Get full text
Article -
7
Non-Profiled Partial Nibble Recovery on Power Attack Resilient Adiabatic PRESENT Block Cipher Through AI Vulnerability Assessment
Published 2025-01-01“…Circuit-level countermeasures aim to enhance security against SCA at the most fundamental abstraction of VLSI design. Artificial Intelligence (AI) techniques, by eliminating the need for prior knowledge of cryptographic algorithms, have emerged as powerful tools for executing effective SCAs on secure implementations. …”
Get full text
Article -
8
Design and Implementation of a Hybrid SET-CMOS Based Sequential Circuits
Published 2012-05-01“…Single Electron Transistor is a hot cake in the present research area of VLSI design and Microelectron-ics technology. It operates through one-by-one tunneling of electrons through the channel, utilizing the Coulomb blockade Phenomenon. …”
Get full text
Article -
9
Very-Large-Scale Integration (VLSI) Implementation and Performance Comparison of Multiplier Topologies for Fixed- and Floating-Point Numbers
Published 2025-04-01“…In this work, a very-large-scale integration (VLSI) design and delay/area performance comparison of array, Wallace tree, and radix-4 Booth multipliers was performed. …”
Get full text
Article -
10
Minimization of binary decision diagrams for systems of completely defined Boolean functions using Shannon expansions and algebraic representations of cofactors
Published 2021-07-01“…In the systems of digital VLSI design (Very Large Integrated Circuits), the BDD (Binary Decision Diagram) is used for VLSI verification, as well as for technologically independent optimization as the first stage in the synthesis of logic circuits in various technological bases. …”
Get full text
Article -
11
Mechanical Behavior of Silica Fume Concrete Filled with Steel Tubular Composite Column
Published 2021-01-01Get full text
Article -
12
HIGH-SPEED MULTIPLIER DESIGN BASED ON AN OPTIMIZED PARALLEL PREFIX TREE ARCHITECTURE
Published 2025-06-01“…In modern Very-Large-Scale Integration (VLSI) design, optimizing the power, area, and speed trade-offs is critical to achieving high performance. …”
Get full text
Article -
13
A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique
Published 2014-01-01“…Power gating technology is an effective method to suppress the leakage power in VLSI design. When the power gating technique is applied in sequential circuits, such as flip-flops and latches, the data retention is necessary to store the circuit states. …”
Get full text
Article -
14
An Area-Efficient TMR Architecture Inspired From Fast FIR Algorithm for Fault Tolerance
Published 2024-01-01Get full text
Article -
15
High-Speed CMOS Synchronous Binary Counter With Constant Counting Rate
Published 2025-01-01“…In VLSI design, the counter stands as one of the most fundamental and widely utilized components. …”
Get full text
Article -
16
-
17
Algorithm for Mining Maximal Balanced Bicliques Using Formal Concept Analysis
Published 2025-01-01“…In bipartite graph analysis, the detection of maximal balanced bicliques (MBB) is an important problem with numerous applications, including VLSI design, protein interactions, and social networks. …”
Get full text
Article -
18
-
19
A Physical Charge-Based Analytical Threshold Voltage Model for Cryogenic CMOS Design
Published 2024-01-01“…The model retains standard threshold voltage definition by various charges across the MOSFET capacitor while being analytical in its form, therefore, suitable for cryogenic CMOS VLSI design. Consequently, a model covering each and all above characteristics is proposed for the first time. …”
Get full text
Article -
20
Electrical Modelling of Multilevel On-Chip Interconnections for High-Speed Integrated Circuits
Published 1992-01-01“…It can be used by the VLSI designer to analyze on-chip interconnections with linear, as well as nonlinear/time varying terminators and to simulate the pulse propagation characteristics in high-speed integrated circuits. …”
Get full text
Article