Showing 1 - 20 results of 22 for search '"VLSI design"', query time: 0.07s Refine Results
  1. 1

    VLSI design of symmetric two-dimensional finite impulse response filter architecture using approximate circuits and parallel Processing by Venkata Krishna Odugu, Gade Harish Babu, Janardhana Rao B, C Venkata Narasimhulu

    Published 2025-06-01
    “…This study presents an innovative filter architecture for a Two-Dimensional (2-D) FIR filter and illustrates its implementation in VLSI design through symmetric processing, parallelism, and approximate computing principles. …”
    Get full text
    Article
  2. 2
  3. 3
  4. 4
  5. 5
  6. 6
  7. 7

    Non-Profiled Partial Nibble Recovery on Power Attack Resilient Adiabatic PRESENT Block Cipher Through AI Vulnerability Assessment by Anjana Jyothi Banu, A. A.

    Published 2025-01-01
    “…Circuit-level countermeasures aim to enhance security against SCA at the most fundamental abstraction of VLSI design. Artificial Intelligence (AI) techniques, by eliminating the need for prior knowledge of cryptographic algorithms, have emerged as powerful tools for executing effective SCAs on secure implementations. …”
    Get full text
    Article
  8. 8

    Design and Implementation of a Hybrid SET-CMOS Based Sequential Circuits by Anindya Jana, Rajatsuvra Halder, J.K. Sing, Subir Kumar Sarkar

    Published 2012-05-01
    “…Single Electron Transistor is a hot cake in the present research area of VLSI design and Microelectron-ics technology. It operates through one-by-one tunneling of electrons through the channel, utilizing the Coulomb blockade Phenomenon. …”
    Get full text
    Article
  9. 9

    Very-Large-Scale Integration (VLSI) Implementation and Performance Comparison of Multiplier Topologies for Fixed- and Floating-Point Numbers by Abimael Jiménez, Antonio Muñoz

    Published 2025-04-01
    “…In this work, a very-large-scale integration (VLSI) design and delay/area performance comparison of array, Wallace tree, and radix-4 Booth multipliers was performed. …”
    Get full text
    Article
  10. 10

    Minimization of binary decision diagrams for systems of completely defined Boolean functions using Shannon expansions and algebraic representations of cofactors by P. N. Bibilo, V. I. Romanov

    Published 2021-07-01
    “…In the systems of digital VLSI design (Very Large Integrated Circuits), the BDD (Binary Decision Diagram) is used for VLSI verification, as well as for technologically independent optimization as the first stage in the synthesis of logic circuits in various technological bases. …”
    Get full text
    Article
  11. 11
  12. 12

    HIGH-SPEED MULTIPLIER DESIGN BASED ON AN OPTIMIZED PARALLEL PREFIX TREE ARCHITECTURE by D. V. N. Bharathi, Y Varthamanan

    Published 2025-06-01
    “…In modern Very-Large-Scale Integration (VLSI) design, optimizing the power, area, and speed trade-offs is critical to achieving high performance. …”
    Get full text
    Article
  13. 13

    A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique by Xiaohui Fan, Yangbo Wu, Hengfeng Dong, Jianping Hu

    Published 2014-01-01
    “…Power gating technology is an effective method to suppress the leakage power in VLSI design. When the power gating technique is applied in sequential circuits, such as flip-flops and latches, the data retention is necessary to store the circuit states. …”
    Get full text
    Article
  14. 14
  15. 15

    High-Speed CMOS Synchronous Binary Counter With Constant Counting Rate by Sungho Kim, Jeongmin Kim, In-Cheol Park

    Published 2025-01-01
    “…In VLSI design, the counter stands as one of the most fundamental and widely utilized components. …”
    Get full text
    Article
  16. 16
  17. 17

    Algorithm for Mining Maximal Balanced Bicliques Using Formal Concept Analysis by Ilkhomjon Sadriddinov, Sony Peng, Sophort Siet, Dae-Young Kim, Doo-Soon Park, Gangman Yi

    Published 2025-01-01
    “…In bipartite graph analysis, the detection of maximal balanced bicliques (MBB) is an important problem with numerous applications, including VLSI design, protein interactions, and social networks. …”
    Get full text
    Article
  18. 18
  19. 19

    A Physical Charge-Based Analytical Threshold Voltage Model for Cryogenic CMOS Design by Hao Su, Yiyuan Cai, Shenghua Zhou, Guangchong Hu, Yu He, Yunfeng Xie, Yuhuan Lin, Chunhui Li, Tianqi Zhao, Jun Lan, Wenhui Wang, Wenxin Li, Feichi Zhou, Xiaoguang Liu, Longyang Lin, Yida Li, Hongyu Yu, Kai Chen

    Published 2024-01-01
    “…The model retains standard threshold voltage definition by various charges across the MOSFET capacitor while being analytical in its form, therefore, suitable for cryogenic CMOS VLSI design. Consequently, a model covering each and all above characteristics is proposed for the first time. …”
    Get full text
    Article
  20. 20

    Electrical Modelling of Multilevel On-Chip Interconnections for High-Speed Integrated Circuits by K. Z. Dimopoulos, J. N. Avaritsiotis, S. J. White

    Published 1992-01-01
    “…It can be used by the VLSI designer to analyze on-chip interconnections with linear, as well as nonlinear/time varying terminators and to simulate the pulse propagation characteristics in high-speed integrated circuits. …”
    Get full text
    Article