Showing 21 - 34 results of 34 for search '"TSMC"', query time: 0.04s Refine Results
  1. 21

    Output Feedback Fractional-Order Nonsingular Terminal Sliding Mode Control of Underwater Remotely Operated Vehicles by Yaoyao Wang, Jiawang Chen, Linyi Gu

    Published 2014-01-01
    “…For the 4-DOF (degrees of freedom) trajectory tracking control problem of underwater remotely operated vehicles (ROVs) in the presence of model uncertainties and external disturbances, a novel output feedback fractional-order nonsingular terminal sliding mode control (FO-NTSMC) technique is introduced in light of the equivalent output injection sliding mode observer (SMO) and TSMC principle and fractional calculus technology. …”
    Get full text
    Article
  2. 22

    Bus Implementation Using New Low Power PFSCL Tristate Buffers by Neeta Pandey, Bharat Choudhary, Kirti Gupta, Ankit Mittal

    Published 2016-01-01
    “…SPICE simulation results using TSMC 180 nm CMOS technology parameters are included to support the theoretical formulations. …”
    Get full text
    Article
  3. 23

    A 7-nm-Based 5R4W High-Timing Reliability Regfile Circuit by Wanlong Zhao, Yuejun Zhang, Liang Wen, Pengjun Wang

    Published 2023-01-01
    “…First, the scheme analyzed the principles of timing errors such as read/write conflicts, write errors, and read errors in the Regfile circuit; then adopted the timing separation method of independent control of the read/write process by clock double edges to solve multiport read/write conflicts, designed a mirror memory check circuit to avoid write errors caused by the word line delays, and used a phase-locked clock feedback structure to eliminate read errors caused by the data timing fluctuations; in the TSMC 7 nm FinFET process, a 64 × 74-bit 5R4W Regfile circuit was implemented using a fully customized layout. …”
    Get full text
    Article
  4. 24

    A Low-Power Ultrawideband Low-Noise Amplifier in 0.18 μm CMOS Technology by Jun-Da Chen

    Published 2013-01-01
    “…This paper presents an ultrawideband low-noise amplifier chip using TSMC 0.18 μm CMOS technology. We propose a UWB low noise amplifier (LNA) for low-voltage and low-power application. …”
    Get full text
    Article
  5. 25

    A 32 μm<sup>2</sup> MOS-Based Remote Sensing Temperature Sensor with 1.29 °C Inaccuracy for Thermal Management by Ruohan Yang, Kwabena Oppong Banahene, Bryce Gadogbe, Randall Geiger, Degang Chen

    Published 2025-01-01
    “…This paper introduces a compact NMOS-based temperature sensor designed for precise thermal management in high-performance integrated circuits. Fabricated using the TSMC 180 nm process with a 1.8 V supply, this sensor employs a single diode-connected NMOS transistor, achieving a significant size reduction and improved voltage headroom. …”
    Get full text
    Article
  6. 26

    An 8‐bit digital‐to‐time converter with pre‐skewing and time interpolation by Daniel Junehee Lee, Fei Yuan, Gul N. Khan, Yushi Zhou

    Published 2021-10-01
    “…The DTC is designed in a TSMC 65 nm 1.0 V CMOS technology and analysed using Spectre with BSIM3V3 device models. …”
    Get full text
    Article
  7. 27

    Memristor‐transistor hybrid ternary content addressable memory using ternary memristive memory cell by Masoodur Rahman Khan, ABM Harun‐ur Rashid

    Published 2021-10-01
    “…Simulation based on a mathematical model of memristor is presented and analysed using 65 nm TSMC MOS model parameters. Corner simulations and Monte Carlo simulations are carried out to substantiate the robustness of the design against process variation. …”
    Get full text
    Article
  8. 28

    A Power-Efficient Soft-Output Detector for Spatial-Multiplexing MIMO Communications by Hsiao-Chi Wang, Tung-Lin Liu, Yuan-Wei Wu, Hsi-Pin Ma

    Published 2012-01-01
    “…The proposed detector, using TSMC 0.18 μm single-poly six-metal CMOS process with a core area of 1.17×1.17 mm2, provides fixed throughput of 45 Mbps in 64-QAM configuration, 120 Mbps in 16-QAM configuration, and 60 Mbps in QPSK configuration. …”
    Get full text
    Article
  9. 29

    A Low-Power Streaming Speech Enhancement Accelerator for Edge Devices by Ci-Hao Wu, Tian-Sheuan Chang

    Published 2024-01-01
    “…This is achieved through a 1-D processing array, utilizing configurable SRAM addressing, thereby minimizing hardware complexities and simplifying zero skipping. Using the TSMC 40nm CMOS process, the final implementation requires merely 207.8K gates and 53.75KB SRAM. …”
    Get full text
    Article
  10. 30

    A 10 GHz Dual-Loop PLL With Active Cycle-Jitter Correction Achieving 12dB Spur and 29% Jitter Reduction by Yu-Ping Huang, Yu-Sian Lu, Wei-Zen Chen

    Published 2024-01-01
    “…An experimental prototype has been fabricated in a TSMC 40 nm CMOS process. By activating the ACJC, the spurious tones can be reduced by 12 dB when a 260MHz disturbance is injected without resort to sophisticated calibration. …”
    Get full text
    Article
  11. 31

    A Single-Inductor Bipolar-Output DC-DC Converter With Tunable Asymmetric Power Distribution Control (APDC) for AMOLED Applications by Wei-Ting Yeh, Meng-Xun Cai, Chien-Wu Tsai, Chien-Hung Tsai

    Published 2025-01-01
    “…The proposed SIBO DC-DC converter, fabricated using TSMC&#x2019;s 0.18um 1.8V/3.3V 1P6M Mixed Signal process, is suitable for load ranges from 20mA to 200mA. …”
    Get full text
    Article
  12. 32

    A Radar-Based System for Detection of Human Fall Utilizing Analog Hardware Architectures of Decision Tree Model by Vassilis Alimisis, Dimitrios G. Arnaoutoglou, Emmanouil Anastasios Serlis, Argyro Kamperi, Konstantinos Metaxas, George A. Kyriacou, Paul P. Sotiriadis

    Published 2024-01-01
    “…The circuit designs were executed using TSMC&#x2019;s 90 nm CMOS process technology and the Cadence IC Suite was employed for tasks including design, schematic implementation, and post-layout simulations.…”
    Get full text
    Article
  13. 33

    Millimeter-Wave All-Digital Phase-Locked Loop Using Reference Waveform Oversampling Techniques by Teerachot Siriburanon, Chunxiao Liu, Jianglin Du, Robert Bogdan Staszewski

    Published 2024-01-01
    “…The proposed ADPLL is implemented in TSMC 28-nm LP CMOS. The prototype generates a 24&#x2013;31-GHz output carrier with rms jitter of 237 fs while consuming only 12 mW. …”
    Get full text
    Article
  14. 34

    An Ultra-Low Power, Adaptive All-Digital Frequency-Locked Loop With Gain Estimation and Constant Current DCO by Imran Ali, Hamed Abbasizadeh, Muhammad Riaz Ur Rehman, Muhammad Asif, Seong Jin Oh, Young Gun Pu, Minjae Lee, Keum Cheol Hwang, Youngoo Yang, Kang-Yoon Lee

    Published 2020-01-01
    “…The proposed design is integrated in an ADPLL for BLE transceiver and it is fabricated with 1P6M TSMC 55 nm CMOS technology. The all-digital adaptive FLL is fully synthesizable and its area is <inline-formula> <tex-math notation="LaTeX">$1800~\mu \text{m}^{2}$ </tex-math></inline-formula> with 1.233 K gate count. …”
    Get full text
    Article