Showing 41 - 60 results of 198 for search '"CMOS"', query time: 0.07s Refine Results
  1. 41
  2. 42

    An Approach to Increase Power-Added Efficiency in a 5 GHz Class E Power Amplifier in 0.18 µm CMOS Technology by Hemad Heidari Jobaneh

    Published 2023-01-01
    “…Advanced design system and TSMC 0.18 µm CMOS process are utilized to carry on the simulation.…”
    Get full text
    Article
  3. 43

    The Design of an Ultralow-Power Ultra-wideband (5 GHz–10 GHz) Low Noise Amplifier in 0.13 μm CMOS Technology by Hemad Heidari Jobaneh

    Published 2020-01-01
    “…In addition, TSMC 0.13 μm CMOS process is used in ADS. The LNA is biased with two different voltage supplies in order to reduce power consumption. …”
    Get full text
    Article
  4. 44
  5. 45
  6. 46

    A 5.5–7.5‐GHz band‐configurable wake‐up receiver fully integrated in 45‐nm RF‐SOI CMOS by Rui Ma, Florian Protze, Frank Ellinger

    Published 2022-10-01
    “…A proof‐of‐concept WuRX circuit occupying an area of 1200 μm by 900 μm has been fabricated in a GlobalFoundries 45‐nm RF‐SOI CMOS technology. Measurement results show that at a data rate of 64 bps, the entire WuRX consumes only 2.3 μW. …”
    Get full text
    Article
  7. 47

    A 1–5 GHz 22 mW receiver frontend with active‐feedback baseband and voltage‐commutating mixers in 65 nm CMOS by Benqing Guo, Haishi Wang, Huifen Wang, Lei Li, Wanting Zhou, Kianoosh Jalali

    Published 2022-10-01
    “…Abstract A CMOS baseband‐active‐feedback receiver frontend with passive voltage‐commutating mixers is proposed. …”
    Get full text
    Article
  8. 48
  9. 49
  10. 50

    Single event transient mitigation techniques for a cross‐coupled LC oscillator, including a single‐event transient hardened CMOS LC‐VCO circuit by Arumugam Karthigeyan, Sankararajan Radha, Esakkimuthu Manikandan

    Published 2022-03-01
    “…This study proposes techniques to mitigate SETs in CMOS voltage‐controlled oscillators (VCOs) without affecting the circuit specifications. …”
    Get full text
    Article
  11. 51

    A 0.8 V 0.23 nW 1.5 ns Full-Swing Pass-Transistor XOR Gate in 130 nm CMOS by Nabihah Ahmad, Rezaul Hasan

    Published 2013-01-01
    “…The XOR gate utilizes six transistors to achieve a compact circuit design and was fabricated using the 130 nm IBM CMOS process. The performance of the XOR circuit was validated against other XOR gate designs through simulations using the same 130 nm CMOS process. …”
    Get full text
    Article
  12. 52
  13. 53
  14. 54
  15. 55
  16. 56
  17. 57
  18. 58
  19. 59
  20. 60