VLSI Architecture of Full‐Search Variable‐Block‐Size Motion Estimation for HEVC Video Encoding
Motion estimation (ME) is the most computationally intensive task in video encoding. This study proposes a full‐search variable‐block‐size ME for the high‐efficiency video coding or H.265 specification. The proposed method reduces memory requirements to a large extent by following a Morton order for...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2017-11-01
|
| Series: | IET Circuits, Devices and Systems |
| Subjects: | |
| Online Access: | https://doi.org/10.1049/iet-cds.2016.0267 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Motion estimation (ME) is the most computationally intensive task in video encoding. This study proposes a full‐search variable‐block‐size ME for the high‐efficiency video coding or H.265 specification. The proposed method reduces memory requirements to a large extent by following a Morton order for data reading and a sum of absolute differences reuse strategy. The data bandwidth demand is also diminished by broadcasting data into multiple processing elements. This ME accelerator supports variable‐block‐size prediction blocks ranging from 8×4 to 64×64, and is reconfigurable in various search ranges for a trade‐off between performance and area. The proposed method for very‐large‐scale integration (VLSI) architecture is synthesized with 32 nm technology, and is capable of real‐time encoding of ultra‐high‐definition (4K‐UHD, at 30 Hz) video with a search range of 64 pixels in both horizontal and vertical directions, operating at a frequency of 282 MHz. |
|---|---|
| ISSN: | 1751-858X 1751-8598 |