Performance Evaluation of a Low Energy Universal Gate for VLSI with 16nm Technology
NAND & NOR logic gates are general purpose logic gates that can be used to build other logic gates. This article describes a new NAND gate based on 3T (3 transistors) which has the correct output logic level and behaves similarly to the previous design NAND gate logic. The proposed structure ha...
Saved in:
| Main Authors: | Nabeel Abdulrazaq Yaseen, Wael Saad Ahmed alrawe, Khaleel Ali khudhur khudhur |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Northern Technical University
2022-09-01
|
| Series: | NTU Journal of Engineering and Technology |
| Subjects: | |
| Online Access: | https://journals.ntu.edu.iq/index.php/NTU-JET/article/view/209 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and Optimization of Optical NAND and NOR Gates Using Photonic Crystals and the ML-FOLD Algorithm
by: Alireza Mohammadi, et al.
Published: (2025-06-01) -
A low power and soft error resilience guard‐gated Quartro‐based flip‐flop in 45 nm CMOS technology
by: Sabavat Satheesh Kumar, et al.
Published: (2021-09-01) -
Logical gates recognition in a flat transistor circuit
by: D. I. Cheremisinov, et al.
Published: (2021-12-01) -
Impact of Strain on Sub-3 nm Gate-All-Around CMOS Logic Circuit Performance Using a Neural Compact Modeling Approach
by: Ji Hwan Lee, et al.
Published: (2024-01-01) -
Reducing Avalanche Build-Up Time by Integrating a Single-Photon Avalanche Diode with a BiCMOS Gating Circuit
by: Bernhard Goll, et al.
Published: (2024-11-01)