Designing of 2-Stage CPU Scheduler Using Vague Logic
In operating system the CPU scheduler is designed in such a way that all the resources are fully utilized. With static priority scheduling the scheduler ensures that CPU time will be assigned according to the highest priority but ignores other factors; hence it affects the performance. To improve th...
Saved in:
Main Authors: | Supriya Raheja, Reena Dhadich, Smita Rajpal |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | Advances in Fuzzy Systems |
Online Access: | http://dx.doi.org/10.1155/2014/841976 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01) -
MEASUREMENT OF VAGUE PREDICATES
by: Ludmila A. Katz
Published: (2013-09-01) -
Position Control of a 3-CPU Spherical Parallel Manipulator
by: Massimo Callegari, et al.
Published: (2013-01-01) -
The “Chimera”: An Off-The-Shelf CPU/GPGPU/FPGA Hybrid Computing Platform
by: Ra Inta, et al.
Published: (2012-01-01) -
Topological Structure of Vague Soft Sets
by: Chang Wang, et al.
Published: (2014-01-01)