Text this: Designing of 2-Stage CPU Scheduler Using Vague Logic