Memory Map: A Multiprocessor Cache Simulator
Nowadays, Multiprocessor System-on-Chip (MPSoC) architectures are mainly focused on by manufacturers to provide increased concurrency, instead of increased clock speed, for embedded systems. However, managing concurrency is a tough task. Hence, one major issue is to synchronize concurrent accesses t...
Saved in:
Main Authors: | Shaily Mittal, Nitin |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2012-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2012/365091 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips
by: Peter Zipf, et al.
Published: (2009-01-01) -
Two-Round Diagnosability Measures for Multiprocessor Systems
by: Jiarong Liang, et al.
Published: (2020-01-01) -
A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip
by: Diana Göhringer, et al.
Published: (2009-01-01) -
Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model
by: Shupeng Wang, et al.
Published: (2015-01-01) -
A Hierarchical Cache Architecture-Oriented Cache Management Scheme for Information-Centric Networking
by: Yichao Chao, et al.
Published: (2025-01-01)