Investigation and Analysis of the Simultaneous Switching Noise in Power Distribution Network with Multi-Power Supplies of High Speed CMOS Circuits
The paper studies a simultaneous switching noise (SSN) in a power distribution network (PDN) with dual supply voltages and two cores. This is achieved by reducing the admittance matrix Y of the PDN then calculating frequency domain impedance with rational function approximation using vector fitting....
Saved in:
Main Authors: | Khaoula Ait Belaid, Hassan Belahrach, Hassan Ayad |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2017-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/2017/9703029 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low‐power SOI CMOS antenna switch driver circuit with RF leakage suppression and fast switching time
by: I.‐Y. Lee, et al.
Published: (2017-03-01) -
Low-Power CMOS Integrated Hall Switch Sensor
by: Rongshan Wei, et al.
Published: (2017-01-01) -
Low power‐delay‐product dynamic CMOS circuit design techniques
by: H. Xue, et al.
Published: (2017-03-01) -
A New Statistical Method
for Maximum Power Estimation
in CMOS VLSI Circuits
by: N. E. Evmorfopoulos, et al.
Published: (2000-01-01) -
Study on Single Event Transients in Amplifier for Switched-Capacitor Circuits in CMOS Technology
by: Ming Yan, et al.
Published: (2025-01-01)