A High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In thi...
Saved in:
Main Authors: | Labonnah Farzana Rahman, Mamun Bin Ibne Reaz, Chia Chieu Yin, Mohammad Marufuzzaman, Mohammad Anisur Rahman |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2014/258068 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A low‐offset low‐power and high‐speed dynamic latch comparator with a preamplifier‐enhanced stage
by: Jérôme K. Folla, et al.
Published: (2021-01-01) -
High-Speed Current dq PI Controller for Vector Controlled PMSM Drive
by: Mohammad Marufuzzaman, et al.
Published: (2014-01-01) -
Designing a Ring-VCO for RFID Transponders in 0.18 μm CMOS Process
by: Jubayer Jalil, et al.
Published: (2014-01-01) -
A New Digital to Analog Converter Based on Low-Offset Bandgap Reference
by: Jinpeng Qiu, et al.
Published: (2017-01-01) -
Application of SAR Offset Tracking Based on Dynamic Window Using Local Features for Landslides in Mining Areas
by: Yuejuan Chen, et al.
Published: (2025-01-01)