A 3.9 μs Settling-Time Fractional Spread-Spectrum Clock Generator Using a Dual-Charge-Pump Control Technique for Serial-ATA Applications
A low-jitter fractional spread-spectrum clock generator (SSCG) utilizing a fast-settling dual-charge-pump (CP) technique is developed for serial-advanced technology attachment (SATA) applications. The dual-CP architecture reduces a design area to 60% by shrinking an effective capacitance of a loop f...
Saved in:
Main Authors: | Takashi Kawamoto, Masato Suzuki, Takayuki Noto |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2015-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2015/765485 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
480 MHz 10-tap Clock Generator Using Edge-Combiner DLL for USB 2.0 Applications
by: Takashi Kawamoto, et al.
Published: (2012-01-01) -
Settled
by: David Mann
Published: (2022-06-01) -
Crystal structure of tetracarbonyl-{μ-[N-(diphenylphosphanyl)-N,P,P-triphenylphosphinous amide]}-bis[μ-(phenylmethanethiolato)]diiron (Fe–Fe), C48H39Fe2NO4P2S2
by: Gao Xin-Ping, et al.
Published: (2023-08-01) -
Clocking In Time to Gate Memory Processes: The Circadian Clock Is Part of the Ins and Outs of Memory
by: Oliver Rawashdeh, et al.
Published: (2018-01-01) -
Editorial 39(2)
by: Giovanny León-Sanabria
Published: (2020-12-01)