Simulation and Performance Analysis of 32 nm FinFet based 4-Bit Carry Look Adder
FinFET at 32 nm and beyond is an emerging transistor technology offer interesting delay–power tradeoff. FinFETs are a necessary step in the evolution of semiconductors because bulk CMOS has difficulties in scaling beyond 32 nm. Use of the back gate leads to very interesting design opportunities....
Saved in:
| Main Authors: | S. Rashid, S. Khan, A. Singh |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Sumy State University
2017-10-01
|
| Series: | Журнал нано- та електронної фізики |
| Subjects: | |
| Online Access: | http://jnep.sumdu.edu.ua:8080/download/numbers/2017/5/articles/Proof_JNEP_05003.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance and Reliability Assessment of Schottky Complementary Multi-FinFET Inverter for Advanced Scaling Nodes
by: Shalini Virumandi, et al.
Published: (2025-01-01) -
A Dual Core Source/Drain GAA FinFET
by: Prachuryya Subash Das, et al.
Published: (2023-06-01) -
Cryogenic Performance and Modeling of Sub-5nm Fin-Width Bulk FinFETs for Quantum Computing Applications
by: Deepesh Sharma, et al.
Published: (2025-01-01) -
Design and analysis of multichannel 10 nm nanosheet FinFET varying space region materials and doping concentrations
by: Hima Bindu Valiveti, et al.
Published: (2024-12-01) -
Study of Short Channel Effects in n-FinFET Structure for Si, GaAs, GaSb and GaN Channel Materials
by: Tawseef A. Bhat, et al.
Published: (2015-10-01)