STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM
This paper presents an efficient in-memory hyperdimensional computing (HDC) design based on spin transfer-torque magnetoresistive RAM (STT-MRAM), named STT-HDC. A novel time-domain sense amplifier circuit is proposed that significantly simplifies Hamming distance computation of HDC models while dram...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10977794/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1849313844850065408 |
|---|---|
| author | Thi-Nhan Pham Quang-Kien Trinh Thanh-Dat Nguyen Ik-Joon Chang |
| author_facet | Thi-Nhan Pham Quang-Kien Trinh Thanh-Dat Nguyen Ik-Joon Chang |
| author_sort | Thi-Nhan Pham |
| collection | DOAJ |
| description | This paper presents an efficient in-memory hyperdimensional computing (HDC) design based on spin transfer-torque magnetoresistive RAM (STT-MRAM), named STT-HDC. A novel time-domain sense amplifier circuit is proposed that significantly simplifies Hamming distance computation of HDC models while dramatically improving energy efficiency. Our design is evaluated using HSPICE simulation under the 28nm FD-SOI technology PDK (Process Design Kit). Simulation results indicate that our approach delivers an energy efficiency of 3.12(fJ) per bit, achieving a significant reduction in energy consumption relative to previous implementations. This substantial enhancement in energy performance, coupled with the simplified computation model, paves the way for more practical and scalable HDC systems in resource-constrained environments. The influence of variations in different process corners, and temperature is also thoroughly covered in the analysis. |
| format | Article |
| id | doaj-art-e2d6055f474440c8ac2f9979b4e362ff |
| institution | Kabale University |
| issn | 2169-3536 |
| language | English |
| publishDate | 2025-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj-art-e2d6055f474440c8ac2f9979b4e362ff2025-08-20T03:52:38ZengIEEEIEEE Access2169-35362025-01-0113744857449810.1109/ACCESS.2025.356444010977794STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAMThi-Nhan Pham0https://orcid.org/0000-0001-8074-0727Quang-Kien Trinh1https://orcid.org/0000-0002-0499-2938Thanh-Dat Nguyen2https://orcid.org/0009-0000-1608-8666Ik-Joon Chang3https://orcid.org/0000-0002-8871-8695Department of Electronic Engineering, Kyung Hee University, Yongin-si, Gyeonggi-do, South KoreaFaculty of Radio-Electronic Engineering, Le Quy Don Technical University, Hanoi, VietnamDepartment of Electronic Engineering, Kyung Hee University, Yongin-si, Gyeonggi-do, South KoreaDepartment of Electronic Engineering, Kyung Hee University, Yongin-si, Gyeonggi-do, South KoreaThis paper presents an efficient in-memory hyperdimensional computing (HDC) design based on spin transfer-torque magnetoresistive RAM (STT-MRAM), named STT-HDC. A novel time-domain sense amplifier circuit is proposed that significantly simplifies Hamming distance computation of HDC models while dramatically improving energy efficiency. Our design is evaluated using HSPICE simulation under the 28nm FD-SOI technology PDK (Process Design Kit). Simulation results indicate that our approach delivers an energy efficiency of 3.12(fJ) per bit, achieving a significant reduction in energy consumption relative to previous implementations. This substantial enhancement in energy performance, coupled with the simplified computation model, paves the way for more practical and scalable HDC systems in resource-constrained environments. The influence of variations in different process corners, and temperature is also thoroughly covered in the analysis.https://ieeexplore.ieee.org/document/10977794/Hyper-dimensional computinghamming distancein-memory computingSTT-MRAMtime-domain |
| spellingShingle | Thi-Nhan Pham Quang-Kien Trinh Thanh-Dat Nguyen Ik-Joon Chang STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM IEEE Access Hyper-dimensional computing hamming distance in-memory computing STT-MRAM time-domain |
| title | STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM |
| title_full | STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM |
| title_fullStr | STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM |
| title_full_unstemmed | STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM |
| title_short | STT-HDC: An Efficient Time-Domain In-Memory Hyper-Dimensional Computing Design Based on STT-MRAM |
| title_sort | stt hdc an efficient time domain in memory hyper dimensional computing design based on stt mram |
| topic | Hyper-dimensional computing hamming distance in-memory computing STT-MRAM time-domain |
| url | https://ieeexplore.ieee.org/document/10977794/ |
| work_keys_str_mv | AT thinhanpham stthdcanefficienttimedomaininmemoryhyperdimensionalcomputingdesignbasedonsttmram AT quangkientrinh stthdcanefficienttimedomaininmemoryhyperdimensionalcomputingdesignbasedonsttmram AT thanhdatnguyen stthdcanefficienttimedomaininmemoryhyperdimensionalcomputingdesignbasedonsttmram AT ikjoonchang stthdcanefficienttimedomaininmemoryhyperdimensionalcomputingdesignbasedonsttmram |