Study on Single Event Upset and Mitigation Technique in JLTFET-Based 6T SRAM Cell
The effect of single event transient (SET) on 6T SRAM cell employing a 20 nm silicon-based junctionless tunneling field effect transistor (JLTFET) is explored for the first time. JLTFET-based SRAM circuit is designed using the look up table-based Verilog A code obtained from TCAD values of the devic...
Saved in:
Main Authors: | Aishwarya K, Lakshmi B |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2024-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2024/9212078 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Single-Event-Upset Sensitivity Analysis on Low-Swing Drivers
by: Nor Muzlifah Mahyuddin, et al.
Published: (2014-01-01) -
Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01) -
Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region
by: Priya Gupta, et al.
Published: (2015-01-01) -
Performance Optimization of Fabricated Nanosheet GAA CMOS Transistors and 6T-SRAM Cells via Source/Drain Doping Engineering
by: Xuexiang Zhang, et al.
Published: (2025-01-01) -
Single event transient mitigation techniques for a cross‐coupled LC oscillator, including a single‐event transient hardened CMOS LC‐VCO circuit
by: Arumugam Karthigeyan, et al.
Published: (2022-03-01)