Creating and balancing the paths of arbiter-based physically unclonable functions on FPGA
Objectives. The problem of constructing a new structure of paths of physically unclonable function of the arbiter type (APUF) on the FPGA is being solved, based on the full use of internal resources of LUT-blocks, which are functionally repeaters. The relevance of the study is associated with the ra...
Saved in:
| Main Authors: | A. Yu. Shamyna, A. A. Ivaniuk |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
National Academy of Sciences of Belarus, the United Institute of Informatics Problems
2022-12-01
|
| Series: | Informatika |
| Subjects: | |
| Online Access: | https://inf.grid.by/jour/article/view/1217 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Automatic Balancing of “Arbiter” Physical Unclonable Function Paths
by: A. Yu. Shamyna, et al.
Published: (2023-06-01) -
Investigation of the Timing Parameters of The Arbiter-Based Physically Unclonable Function Using a Ring Oscillator
by: A. Yu. Shamyna, et al.
Published: (2022-06-01) -
Synthesis of symmetric paths of arbiter physically unclonable function on FPGA
by: A. A. Ivaniuk
Published: (2019-06-01) -
Arbiter Physical Unclonable Functions with Asymmetric Pairs of Paths
by: V. N. Yarmolik, et al.
Published: (2022-06-01) -
Symmetric physically unclonable functions of the arbiter type
by: V. N. Yarmolik, et al.
Published: (2024-03-01)