Comparative Analysis of On-Chip FPGA Memory Architectures for Viterbi Decoder Implementation in DVB Systems
High-definition Digital Video Broadcasting (DVB) systems demand high data rates, resulting in increased hardware complexity and power consumption, with the Viterbi decoder (VD) being a key contributor. The substantial memory resources required for these high data rates drive this research, which inv...
Saved in:
| Main Authors: | Asmaa Mosbeh, Ali Younis, Hassan Mostafa, Khalil Yousef |
|---|---|
| Format: | Article |
| Language: | Arabic |
| Published: |
Assiut University, Faculty of Engineering
2025-07-01
|
| Series: | JES: Journal of Engineering Sciences |
| Subjects: | |
| Online Access: | https://jesaun.journals.ekb.eg/article_429311_5b33453eb38e0c1b76604991a27fbfaa.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Trellis-Coded Modulation-Enabled Probabilistic Shaping With Simplified Viterbi Decoder for Bandwidth-Limited IMDD Systems
by: Han Cui, et al.
Published: (2023-01-01) -
An LDPC Encoder Architecture With Up to 47.5 Gbps Throughput for DVB-S2/S2X Standards
by: Decai Liu, et al.
Published: (2022-01-01) -
Evaluation of Different Range-Doppler Processing Techniques for OFDM-Based DVB-T2 Passive Radar
by: Stephen Paine, et al.
Published: (2025-01-01) -
Synchronization based on preamble symbol for DVB-T2 system
by: Jie TANG, et al.
Published: (2017-08-01) -
Study on the SOVA decoding algorithm for Turbo codes based on modified path-metric
by: LIU Xing-cheng, et al.
Published: (2008-01-01)