An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture
Reconfigurable logic devices (RLDs) are classified as the fine-grained or coarse-grained type based on their basic logic cell architecture. In general, each architecture has its own advantage. Therefore, it is difficult to achieve a balance between the operation speed and implementation area in vari...
Saved in:
Main Authors: | Motoki Amagasaki, Ryoichi Yamaguchi, Masahiro Koga, Masahiro Iida, Toshinori Sueyoshi |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2008-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2008/180216 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance
by: Lu Wan, et al.
Published: (2012-01-01) -
The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units
by: Chi Wai Yu, et al.
Published: (2008-01-01) -
Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures
by: Francesca Palumbo, et al.
Published: (2016-01-01) -
Enabling Self-Organization in Embedded Systems with Reconfigurable Hardware
by: Christophe Bobda, et al.
Published: (2009-01-01) -
Prime Field ECDSA Signature Processing for Reconfigurable Embedded Systems
by: Benjamin Glas, et al.
Published: (2011-01-01)