A Dual-Mode Compatible CT ADC With FIR DAC and SB Quantization for DSM and IDSM Operations
This paper presents a continuous-time (CT) ADC capable of operating as either a delta-sigma modulator (DSM) or an incremental DSM (IDSM). To address the high jitter sensitivity inherent to oversampled CT systems, an architecture incorporating FIR DACs and a single-bit (SB) quantizer is adopted. A fu...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11062919/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!