A Dual-Mode Compatible CT ADC With FIR DAC and SB Quantization for DSM and IDSM Operations
This paper presents a continuous-time (CT) ADC capable of operating as either a delta-sigma modulator (DSM) or an incremental DSM (IDSM). To address the high jitter sensitivity inherent to oversampled CT systems, an architecture incorporating FIR DACs and a single-bit (SB) quantizer is adopted. A fu...
Saved in:
| Main Authors: | Han Yang, Yuqi Wang, Ying Hou, Xiaosong Wang, Yu Liu |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11062919/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Wykorzystanie struktur FPGA do implementacji algorytmów cyfrowego przetwarzania sygnałów
by: Stanisław GRZYWIŃSKI, et al.
Published: (2017-09-01) -
A Small-Area 2nd-Order Adder-Less Continuous-Time ΔΣ Modulator With Pulse Shaping FIR DAC for Magnetic Sensing
by: Manish Srivastava, et al.
Published: (2024-01-01) -
Efficacy of a feed additive consisting of Enterococcus faecium DSM 33761, Pediococcus acidilactici DSM 33758, Bifidobacterium animalis DSM 16284, Limosilactobacillus reuteri DSM 33751, Ligilactobacillus salivarius DSM 16351 (Biomin® C5) as a zootechnical additive for poultry for fattening and reared for laying/breeding (Biomin GmbH)
by: EFSA Panel on Additives and Products or Substances used in Animal Feed (FEEDAP), et al.
Published: (2025-05-01) -
A 20-bit SAR-Assisted Extended Counting Incremental ADC With a Clock-Controlled PGA Buffer
by: Xueke Xu, et al.
Published: (2025-01-01) -
An Area-Efficient TMR Architecture Inspired From Fast FIR Algorithm for Fault Tolerance
by: M. Deepa, et al.
Published: (2024-01-01)