New Three-Level Resource Management Enhancing Quality of Offline Hardware Task Placement on FPGA
Currently, reconfigurable hardware devices feature a high density of heterogeneous resources to enable multitasking and offer flexibility in application needs. These concepts raise the need for efficient management of hardware tasks and hardware resources. The scheduling of hardware tasks is highly...
Saved in:
Main Authors: | Ikbel Belaid, Fabrice Muller, Maher Benjemaa |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2010-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2010/980762 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01) -
Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections
by: Jason Cong, et al.
Published: (2012-01-01) -
Speeding Up FPGA Placement via Partitioning and Multithreading
by: Cristinel Ababei
Published: (2009-01-01) -
Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope
by: Chun-Tang Chao, et al.
Published: (2014-01-01) -
Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA
by: Emna Amouri, et al.
Published: (2013-01-01)