Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language
This paper reports on the design and implementation of an open-source library of parameterizable and reusable Hardware Description Language (HDL) Intellectual Property (IP) cores designed for the development of Software-Defined Radio (SDR) applications that are deployed on FPGA-based reconfigurable...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2017-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2017/3925961 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832551336060649472 |
|---|---|
| author | Lekhobola Tsoeunyane Simon Winberg Michael Inggs |
| author_facet | Lekhobola Tsoeunyane Simon Winberg Michael Inggs |
| author_sort | Lekhobola Tsoeunyane |
| collection | DOAJ |
| description | This paper reports on the design and implementation of an open-source library of parameterizable and reusable Hardware Description Language (HDL) Intellectual Property (IP) cores designed for the development of Software-Defined Radio (SDR) applications that are deployed on FPGA-based reconfigurable computing platforms. The library comprises a set of cores that were chosen, together with their parameters and interfacing schemas, based on recommendations from industry and academic SDR experts. The operation of the SDR cores is first validated and then benchmarked against two other cores libraries of a similar type to show that our cores do not take much more logic elements than existing cores and that they support a comparable maximum clock speed. Finally, we propose our design for a Domain-Specific Language (DSL) and supporting tool-flow, which we are in the process of building using our SDR library and the Delite DSL framework. We intend to take this DSL and supporting framework further to provide a rapid prototyping system for SDR application development to programmers not experienced in HDL coding. We conclude with a summary of the main characteristics of our SDR library and reflect on how our DSL tool-flow could assist other developers working in SDR field. |
| format | Article |
| id | doaj-art-cbf0d82f0c9d4314a33baf899fc72fca |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2017-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-cbf0d82f0c9d4314a33baf899fc72fca2025-02-03T06:01:43ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092017-01-01201710.1155/2017/39259613925961Software-Defined Radio FPGA Cores: Building towards a Domain-Specific LanguageLekhobola Tsoeunyane0Simon Winberg1Michael Inggs2Department of Electrical Engineering, University of Cape Town, Software Defined Radio Group, Rondebosch, Cape Town 7701, South AfricaDepartment of Electrical Engineering, University of Cape Town, Software Defined Radio Group, Rondebosch, Cape Town 7701, South AfricaDepartment of Electrical Engineering, University of Cape Town, Radar Remote Sensing Group, Rondebosch, Cape Town 7701, South AfricaThis paper reports on the design and implementation of an open-source library of parameterizable and reusable Hardware Description Language (HDL) Intellectual Property (IP) cores designed for the development of Software-Defined Radio (SDR) applications that are deployed on FPGA-based reconfigurable computing platforms. The library comprises a set of cores that were chosen, together with their parameters and interfacing schemas, based on recommendations from industry and academic SDR experts. The operation of the SDR cores is first validated and then benchmarked against two other cores libraries of a similar type to show that our cores do not take much more logic elements than existing cores and that they support a comparable maximum clock speed. Finally, we propose our design for a Domain-Specific Language (DSL) and supporting tool-flow, which we are in the process of building using our SDR library and the Delite DSL framework. We intend to take this DSL and supporting framework further to provide a rapid prototyping system for SDR application development to programmers not experienced in HDL coding. We conclude with a summary of the main characteristics of our SDR library and reflect on how our DSL tool-flow could assist other developers working in SDR field.http://dx.doi.org/10.1155/2017/3925961 |
| spellingShingle | Lekhobola Tsoeunyane Simon Winberg Michael Inggs Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language International Journal of Reconfigurable Computing |
| title | Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language |
| title_full | Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language |
| title_fullStr | Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language |
| title_full_unstemmed | Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language |
| title_short | Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language |
| title_sort | software defined radio fpga cores building towards a domain specific language |
| url | http://dx.doi.org/10.1155/2017/3925961 |
| work_keys_str_mv | AT lekhobolatsoeunyane softwaredefinedradiofpgacoresbuildingtowardsadomainspecificlanguage AT simonwinberg softwaredefinedradiofpgacoresbuildingtowardsadomainspecificlanguage AT michaelinggs softwaredefinedradiofpgacoresbuildingtowardsadomainspecificlanguage |