Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures
The dynamic and partial reconfiguration of FPGAs enables the dynamic placement in reconfigurable zones of the tasks that describe an application. However, the dynamic management of the tasks impacts the communications since tasks are not present in the FPGA during all computation time. So, the task...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2010-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2010/390545 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832567262797627392 |
|---|---|
| author | Ludovic Devaux Sana Ben Sassi Sebastien Pillement Daniel Chillet Didier Demigny |
| author_facet | Ludovic Devaux Sana Ben Sassi Sebastien Pillement Daniel Chillet Didier Demigny |
| author_sort | Ludovic Devaux |
| collection | DOAJ |
| description | The dynamic and partial reconfiguration of FPGAs enables the dynamic placement in reconfigurable zones of the tasks that describe an application. However, the dynamic management of the tasks impacts the communications since tasks are not present in the FPGA during all computation time. So, the task manager should ensure the allocation of each new task and their interconnection which is performed by a flexible interconnection network. In this article, various communication architectures, in particular interconnection networks, are studied. Each architecture is evaluated with respect to its suitability for the paradigm of the dynamic and partial reconfiguration in FPGA implementations. This study leads us to propose the DRAFT network that supports the communication constraints into the context of dynamic reconfiguration. We also present DRAGOON, the automatic generator of networks, which allows to implement and to simulate the DRAFT topology. Finally, DRAFT and the two most popular Networks-on-Chip are implemented in several configurations using DRAGOON, and compared considering real implementation results. |
| format | Article |
| id | doaj-art-c4c6680a2554420ba8a9e3ae109468f5 |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2010-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-c4c6680a2554420ba8a9e3ae109468f52025-02-03T01:02:01ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092010-01-01201010.1155/2010/390545390545Flexible Interconnection Network for Dynamically and Partially Reconfigurable ArchitecturesLudovic Devaux0Sana Ben Sassi1Sebastien Pillement2Daniel Chillet3Didier Demigny4IRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, FranceIRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, FranceIRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, FranceIRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, FranceIRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, FranceThe dynamic and partial reconfiguration of FPGAs enables the dynamic placement in reconfigurable zones of the tasks that describe an application. However, the dynamic management of the tasks impacts the communications since tasks are not present in the FPGA during all computation time. So, the task manager should ensure the allocation of each new task and their interconnection which is performed by a flexible interconnection network. In this article, various communication architectures, in particular interconnection networks, are studied. Each architecture is evaluated with respect to its suitability for the paradigm of the dynamic and partial reconfiguration in FPGA implementations. This study leads us to propose the DRAFT network that supports the communication constraints into the context of dynamic reconfiguration. We also present DRAGOON, the automatic generator of networks, which allows to implement and to simulate the DRAFT topology. Finally, DRAFT and the two most popular Networks-on-Chip are implemented in several configurations using DRAGOON, and compared considering real implementation results.http://dx.doi.org/10.1155/2010/390545 |
| spellingShingle | Ludovic Devaux Sana Ben Sassi Sebastien Pillement Daniel Chillet Didier Demigny Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures International Journal of Reconfigurable Computing |
| title | Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures |
| title_full | Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures |
| title_fullStr | Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures |
| title_full_unstemmed | Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures |
| title_short | Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures |
| title_sort | flexible interconnection network for dynamically and partially reconfigurable architectures |
| url | http://dx.doi.org/10.1155/2010/390545 |
| work_keys_str_mv | AT ludovicdevaux flexibleinterconnectionnetworkfordynamicallyandpartiallyreconfigurablearchitectures AT sanabensassi flexibleinterconnectionnetworkfordynamicallyandpartiallyreconfigurablearchitectures AT sebastienpillement flexibleinterconnectionnetworkfordynamicallyandpartiallyreconfigurablearchitectures AT danielchillet flexibleinterconnectionnetworkfordynamicallyandpartiallyreconfigurablearchitectures AT didierdemigny flexibleinterconnectionnetworkfordynamicallyandpartiallyreconfigurablearchitectures |