High-Speed Wireline Links—Part I: Modeling
In a wireline link, we wish to model a wide variety of architectures and optimize their parameters, such as the feedforward equalizer and decision feedback equalizer tap coefficients, continuous-time linear equalizer frequency response, termination impedances, and possibly maximum-likelihood sequenc...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Open Journal of the Solid-State Circuits Society |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10608184/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832586886655246336 |
|---|---|
| author | Hossein Shakiba Davide Tonietto Ali Sheikholeslami |
| author_facet | Hossein Shakiba Davide Tonietto Ali Sheikholeslami |
| author_sort | Hossein Shakiba |
| collection | DOAJ |
| description | In a wireline link, we wish to model a wide variety of architectures and optimize their parameters, such as the feedforward equalizer and decision feedback equalizer tap coefficients, continuous-time linear equalizer frequency response, termination impedances, and possibly maximum-likelihood sequence estimation parameters, for a given channel and within a given set of constraints as dictated by the application requirements so as to minimize the link’s bit error rate. The modulation can be any of the PAM signaling schemes, such as NRZ or 4-PAM. To this end, we first model a general link architecture in Part I, and then optimize the link parameters in Part II. |
| format | Article |
| id | doaj-art-c4ac3ecad0fd441fb03a7b0d4a9d7f72 |
| institution | Kabale University |
| issn | 2644-1349 |
| language | English |
| publishDate | 2024-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Open Journal of the Solid-State Circuits Society |
| spelling | doaj-art-c4ac3ecad0fd441fb03a7b0d4a9d7f722025-01-25T00:03:22ZengIEEEIEEE Open Journal of the Solid-State Circuits Society2644-13492024-01-0149710910.1109/OJSSCS.2024.343332410608184High-Speed Wireline Links—Part I: ModelingHossein Shakiba0https://orcid.org/0000-0002-6247-512XDavide Tonietto1https://orcid.org/0000-0002-7319-143XAli Sheikholeslami2https://orcid.org/0000-0003-0970-6897IC Lab, Huawei Technologies Canada, Markham, ON, CanadaIC Lab, Huawei Ottawa Research and Development Centre, Kanata, ON, CanadaEdward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, CanadaIn a wireline link, we wish to model a wide variety of architectures and optimize their parameters, such as the feedforward equalizer and decision feedback equalizer tap coefficients, continuous-time linear equalizer frequency response, termination impedances, and possibly maximum-likelihood sequence estimation parameters, for a given channel and within a given set of constraints as dictated by the application requirements so as to minimize the link’s bit error rate. The modulation can be any of the PAM signaling schemes, such as NRZ or 4-PAM. To this end, we first model a general link architecture in Part I, and then optimize the link parameters in Part II.https://ieeexplore.ieee.org/document/10608184/Bit error ratechannel attenuationlink modelinglink optimizationlong reach (LR)performance assessment |
| spellingShingle | Hossein Shakiba Davide Tonietto Ali Sheikholeslami High-Speed Wireline Links—Part I: Modeling IEEE Open Journal of the Solid-State Circuits Society Bit error rate channel attenuation link modeling link optimization long reach (LR) performance assessment |
| title | High-Speed Wireline Links—Part I: Modeling |
| title_full | High-Speed Wireline Links—Part I: Modeling |
| title_fullStr | High-Speed Wireline Links—Part I: Modeling |
| title_full_unstemmed | High-Speed Wireline Links—Part I: Modeling |
| title_short | High-Speed Wireline Links—Part I: Modeling |
| title_sort | high speed wireline links x2014 part i modeling |
| topic | Bit error rate channel attenuation link modeling link optimization long reach (LR) performance assessment |
| url | https://ieeexplore.ieee.org/document/10608184/ |
| work_keys_str_mv | AT hosseinshakiba highspeedwirelinelinksx2014partimodeling AT davidetonietto highspeedwirelinelinksx2014partimodeling AT alisheikholeslami highspeedwirelinelinksx2014partimodeling |