AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC
With the evolution of technology, the system complexity increased and the application fields of the embedded system expanded. Current applications need a high degree of performance, flexibility, and efficient development environments. Today, reconfigurable logic allows to meet the on-chip processing...
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2011-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2011/425401 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832556158830772224 |
|---|---|
| author | Dominique Blouin Daniel Chillet Eric Senn Sébastien Bilavarn Robin Bonamy Christian Samoyeau |
| author_facet | Dominique Blouin Daniel Chillet Eric Senn Sébastien Bilavarn Robin Bonamy Christian Samoyeau |
| author_sort | Dominique Blouin |
| collection | DOAJ |
| description | With the evolution of technology, the system
complexity increased and the application fields of the embedded
system expanded. Current applications need a high
degree of performance, flexibility, and efficient development
environments. Today, reconfigurable logic allows to meet the
on-chip processing requirements with new benefits resulting
from partial and dynamic reconfiguration. But the dimension
introduced in the design of these systems requires more
abstraction to manage their complexity and efficient models
to provide reliable preliminary estimations.
While classical multiprocessor systems can be modeled
without difficulty, the use of partial run-time reconfiguration
in heterogeneous flexible system-on-chips is generally not
covered. The contribution of this paper is to address this with
an extension of the AADL language able to model the reconfigurable
logic, possibly considering dynamic reconfiguration and
power consumption requirements. The proposed AADL model
is divided into three levels to provide a generic and hierarchical
approach separating the static and dynamic parts of current
FPGAs. These levels are exposed in detail and illustrated on a
concrete example of FPGA device. The design space exploration
of an application deployment using this model is also presented. |
| format | Article |
| id | doaj-art-be55eb4778574c77b80bcdc150032126 |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2011-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-be55eb4778574c77b80bcdc1500321262025-02-03T05:46:13ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092011-01-01201110.1155/2011/425401425401AADL Extension to Model Classical FPGA and FPGA Embedded within a SoCDominique Blouin0Daniel Chillet1Eric Senn2Sébastien Bilavarn3Robin Bonamy4Christian Samoyeau5Lab-STICC/CNRS UMR3192, Université de Bretagne-Sud, Centre de recherche, BP 92116, 56321 Lorient Cedex, FranceCairn Inria/Irisa, Université de Rennes 1, ENSSAT, 6 rue de Kerampont, BP 80518, 22305 Lannion, FranceLab-STICC/CNRS UMR3192, Université de Bretagne-Sud, Centre de recherche, BP 92116, 56321 Lorient Cedex, FranceLeat/CNRS UMR6071, Université de Nice-Sophia Antipolis, 250 rue Albert Einstein, Bt. 4, 06560 Valbonne, FranceCairn Inria/Irisa, Université de Rennes 1, ENSSAT, 6 rue de Kerampont, BP 80518, 22305 Lannion, FranceInPixal, Immeuble “Le Germanium”, 80 avenue des Buttes de Cosmes, 35700 Rennes, FranceWith the evolution of technology, the system complexity increased and the application fields of the embedded system expanded. Current applications need a high degree of performance, flexibility, and efficient development environments. Today, reconfigurable logic allows to meet the on-chip processing requirements with new benefits resulting from partial and dynamic reconfiguration. But the dimension introduced in the design of these systems requires more abstraction to manage their complexity and efficient models to provide reliable preliminary estimations. While classical multiprocessor systems can be modeled without difficulty, the use of partial run-time reconfiguration in heterogeneous flexible system-on-chips is generally not covered. The contribution of this paper is to address this with an extension of the AADL language able to model the reconfigurable logic, possibly considering dynamic reconfiguration and power consumption requirements. The proposed AADL model is divided into three levels to provide a generic and hierarchical approach separating the static and dynamic parts of current FPGAs. These levels are exposed in detail and illustrated on a concrete example of FPGA device. The design space exploration of an application deployment using this model is also presented.http://dx.doi.org/10.1155/2011/425401 |
| spellingShingle | Dominique Blouin Daniel Chillet Eric Senn Sébastien Bilavarn Robin Bonamy Christian Samoyeau AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC International Journal of Reconfigurable Computing |
| title | AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC |
| title_full | AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC |
| title_fullStr | AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC |
| title_full_unstemmed | AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC |
| title_short | AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC |
| title_sort | aadl extension to model classical fpga and fpga embedded within a soc |
| url | http://dx.doi.org/10.1155/2011/425401 |
| work_keys_str_mv | AT dominiqueblouin aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc AT danielchillet aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc AT ericsenn aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc AT sebastienbilavarn aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc AT robinbonamy aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc AT christiansamoyeau aadlextensiontomodelclassicalfpgaandfpgaembeddedwithinasoc |