Performance survey of classic and Optic network‐on‐chip
Abstract A system on chip is composed of a large number of intellectual property (IP) blocks on the same silicon. However, as the number of IP blocks on a single chip and their performance continue to increase, a shift from those classic interconnections to optical ones becomes mandatory. This artic...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2021-07-01
|
| Series: | IET Circuits, Devices and Systems |
| Online Access: | https://doi.org/10.1049/cds2.12025 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832559649289666560 |
|---|---|
| author | Moez Balti Abderrazak JEMAI |
| author_facet | Moez Balti Abderrazak JEMAI |
| author_sort | Moez Balti |
| collection | DOAJ |
| description | Abstract A system on chip is composed of a large number of intellectual property (IP) blocks on the same silicon. However, as the number of IP blocks on a single chip and their performance continue to increase, a shift from those classic interconnections to optical ones becomes mandatory. This article presents a survey and comparison between an optical link and classic one. Measurable metrics such as, power consumption, latency, throughput and noise effects which are the main parameters describing the quality of the data link to compare the quality of different systems for data transmission are theoretically investigated. Numerical simulations have shown a noticeable improvement of the optical system compared to the electrical network on chip. |
| format | Article |
| id | doaj-art-b719126104794fc5b6763a40405fbd85 |
| institution | Kabale University |
| issn | 1751-858X 1751-8598 |
| language | English |
| publishDate | 2021-07-01 |
| publisher | Wiley |
| record_format | Article |
| series | IET Circuits, Devices and Systems |
| spelling | doaj-art-b719126104794fc5b6763a40405fbd852025-02-03T01:29:39ZengWileyIET Circuits, Devices and Systems1751-858X1751-85982021-07-0115439340210.1049/cds2.12025Performance survey of classic and Optic network‐on‐chipMoez Balti0Abderrazak JEMAI1Telecom Department Higher Institute of Technological Studies in Communications of Tunis (IsetCom) Tunis TunisiaCarthage University Tunisia Polytechnic School SERCOM-Lab., INSAT, 1080 Tunis TunisiaAbstract A system on chip is composed of a large number of intellectual property (IP) blocks on the same silicon. However, as the number of IP blocks on a single chip and their performance continue to increase, a shift from those classic interconnections to optical ones becomes mandatory. This article presents a survey and comparison between an optical link and classic one. Measurable metrics such as, power consumption, latency, throughput and noise effects which are the main parameters describing the quality of the data link to compare the quality of different systems for data transmission are theoretically investigated. Numerical simulations have shown a noticeable improvement of the optical system compared to the electrical network on chip.https://doi.org/10.1049/cds2.12025 |
| spellingShingle | Moez Balti Abderrazak JEMAI Performance survey of classic and Optic network‐on‐chip IET Circuits, Devices and Systems |
| title | Performance survey of classic and Optic network‐on‐chip |
| title_full | Performance survey of classic and Optic network‐on‐chip |
| title_fullStr | Performance survey of classic and Optic network‐on‐chip |
| title_full_unstemmed | Performance survey of classic and Optic network‐on‐chip |
| title_short | Performance survey of classic and Optic network‐on‐chip |
| title_sort | performance survey of classic and optic network on chip |
| url | https://doi.org/10.1049/cds2.12025 |
| work_keys_str_mv | AT moezbalti performancesurveyofclassicandopticnetworkonchip AT abderrazakjemai performancesurveyofclassicandopticnetworkonchip |