FPGA implementation of high throughput encoder and decoder design of lossless canonical Huffman machine
This research presents the transfer of multibit symbol characters and large data symbols, which pose challenges in data transfer and reception due to complexity and memory constraints. Traditional compression and decompression schemes suffer from data loss, low throughput, and high encoding time. To...
Saved in:
| Main Authors: | Erna Guguloth, Saidulu Vadtya, Thirumalesu Kudithi, Muni Rathnam Shanmugam, Ashok Nayak Banoth |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2025-06-01
|
| Series: | Results in Engineering |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2590123025011120 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An FPGA Prototype for Parkinson’s Disease Detection Using Machine Learning on Voice Signal
by: Mujeev Khan, et al.
Published: (2025-01-01) -
Dedicated hardware architecture for localizing iris in VW images
by: Vineet Kumar, et al.
Published: (2022-07-01) -
A Flexible and Parallel Hardware Accelerator for Forward and Inverse Number Theoretic Transform
by: Muhammad Rashid, et al.
Published: (2024-01-01) -
Hardware-accelerated real-time IP flow measurement method for multi-core architecture
by: ZHU Chao1, et al.
Published: (2008-01-01) -
FINAL bootstrap acceleration on FPGA using DSP-free constant-multiplier NTTs
by: Jonas Bertels, et al.
Published: (2025-06-01)