Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications
On-chip computing platforms are evolving from single-core bus-based systems to many-core network-based systems, which are referred to as On-chip Large-scale Parallel Computing Architectures (OLPCs) in the paper. Homogenous OLPCs feature strong regularity and scalability due to its identical cores an...
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2015-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2015/902591 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832551898976092160 |
|---|---|
| author | Xiaowen Chen Zhonghai Lu Axel Jantsch Shuming Chen Yang Guo Shenggang Chen Hu Chen |
| author_facet | Xiaowen Chen Zhonghai Lu Axel Jantsch Shuming Chen Yang Guo Shenggang Chen Hu Chen |
| author_sort | Xiaowen Chen |
| collection | DOAJ |
| description | On-chip computing platforms are evolving from single-core bus-based systems to many-core network-based systems, which are referred to as On-chip Large-scale Parallel Computing Architectures (OLPCs) in the paper. Homogenous OLPCs feature strong regularity and scalability due to its identical cores and routers. Data-parallel applications have their parallel data subsets that are handled individually by the same program running in different cores. Therefore, data-parallel applications are able to obtain good speedup in homogenous OLPCs. The paper addresses modeling the speedup performance of homogeneous OLPCs for data-parallel applications. When establishing the speedup performance model, the network communication latency and the ways of storing data of data-parallel applications are modeled and analyzed in detail. Two abstract concepts (equivalent serial packet and equivalent serial communication) are proposed to construct the network communication latency model. The uniform and hotspot traffic models are adopted to reflect the ways of storing data. Some useful suggestions are presented during the performance model’s analysis. Finally, three data-parallel applications are performed on our cycle-accurate homogenous OLPC experimental platform to validate the analytic results and demonstrate that our study provides a feasible way to estimate and evaluate the performance of data-parallel applications onto homogenous OLPCs. |
| format | Article |
| id | doaj-art-b3bde0ac838049a3bb9ee2dced644479 |
| institution | Kabale University |
| issn | 2090-0147 2090-0155 |
| language | English |
| publishDate | 2015-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Journal of Electrical and Computer Engineering |
| spelling | doaj-art-b3bde0ac838049a3bb9ee2dced6444792025-02-03T06:00:12ZengWileyJournal of Electrical and Computer Engineering2090-01472090-01552015-01-01201510.1155/2015/902591902591Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel ApplicationsXiaowen Chen0Zhonghai Lu1Axel Jantsch2Shuming Chen3Yang Guo4Shenggang Chen5Hu Chen6College of Computer, National University of Defense Technology, Changsha, Hunan 410073, ChinaDepartment of Electronic Systems, KTH-Royal Institute of Technology, Kista, 16440 Stockholm, SwedenInstitute of Computer Technology, Vienna University of Technology, 1040 Vienna, AustriaCollege of Computer, National University of Defense Technology, Changsha, Hunan 410073, ChinaCollege of Computer, National University of Defense Technology, Changsha, Hunan 410073, ChinaCollege of Computer, National University of Defense Technology, Changsha, Hunan 410073, ChinaCollege of Computer, National University of Defense Technology, Changsha, Hunan 410073, ChinaOn-chip computing platforms are evolving from single-core bus-based systems to many-core network-based systems, which are referred to as On-chip Large-scale Parallel Computing Architectures (OLPCs) in the paper. Homogenous OLPCs feature strong regularity and scalability due to its identical cores and routers. Data-parallel applications have their parallel data subsets that are handled individually by the same program running in different cores. Therefore, data-parallel applications are able to obtain good speedup in homogenous OLPCs. The paper addresses modeling the speedup performance of homogeneous OLPCs for data-parallel applications. When establishing the speedup performance model, the network communication latency and the ways of storing data of data-parallel applications are modeled and analyzed in detail. Two abstract concepts (equivalent serial packet and equivalent serial communication) are proposed to construct the network communication latency model. The uniform and hotspot traffic models are adopted to reflect the ways of storing data. Some useful suggestions are presented during the performance model’s analysis. Finally, three data-parallel applications are performed on our cycle-accurate homogenous OLPC experimental platform to validate the analytic results and demonstrate that our study provides a feasible way to estimate and evaluate the performance of data-parallel applications onto homogenous OLPCs.http://dx.doi.org/10.1155/2015/902591 |
| spellingShingle | Xiaowen Chen Zhonghai Lu Axel Jantsch Shuming Chen Yang Guo Shenggang Chen Hu Chen Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications Journal of Electrical and Computer Engineering |
| title | Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications |
| title_full | Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications |
| title_fullStr | Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications |
| title_full_unstemmed | Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications |
| title_short | Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications |
| title_sort | performance analysis of homogeneous on chip large scale parallel computing architectures for data parallel applications |
| url | http://dx.doi.org/10.1155/2015/902591 |
| work_keys_str_mv | AT xiaowenchen performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT zhonghailu performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT axeljantsch performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT shumingchen performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT yangguo performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT shenggangchen performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications AT huchen performanceanalysisofhomogeneousonchiplargescaleparallelcomputingarchitecturesfordataparallelapplications |