Text this: A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance