Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator
The chaotic systems are one of the most important areas that increasing the popularity and are actively used in several fields. One of the most essential structures in chaotic systems is chaotic oscillator which generates chaotic signals. IQ-Math and floating point number systems are one of the pref...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Akif AKGUL
2024-11-01
|
Series: | Chaos Theory and Applications |
Subjects: | |
Online Access: | https://dergipark.org.tr/en/download/article-file/3856006 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
_version_ | 1832590417263067136 |
---|---|
author | Filips Capligins İsmail Koyuncu Anna Litvinenko Muhammed Furkan Taşdemir |
author_facet | Filips Capligins İsmail Koyuncu Anna Litvinenko Muhammed Furkan Taşdemir |
author_sort | Filips Capligins |
collection | DOAJ |
description | The chaotic systems are one of the most important areas that increasing the popularity and are actively used in several fields. One of the most essential structures in chaotic systems is chaotic oscillator which generates chaotic signals. IQ-Math and floating point number systems are one of the preferred number standards. Presented in this study, the Modified Chua chaotic oscillator has been designed to work on FPGA chips using fixed point and floating point number systems. Euler numeric algorithm has been used for the design of the Modified Chua chaotic oscillator. The first section of the study, Modified Chua chaotic system based on fixed point has been composed the model in the Matlab Simulink and transformed to VHDL with the help of Matlab HDL Coder Toolbox. The second section of the study, Modified Chua chaotic oscillator has been designed with VHDL based on floating point. Modified Chua chaotic oscillators which are composed with two different number standards have been tested using Xilinx ISE Design Tools in VHDL. Modified Chua chaotic oscillators which have two different numbers standards and designed, are synthesized for Virtex-6 on ML605 FPGA development board with Xilinx ISE Design Tools 14.2 program. Values that are achieved from the process of synthesizing and maximum operating frequency have been presented. As a result, the study has obtained that fixed point number standard maximum operating frequency is 50.242 MHz and floating point number standard maximum operating frequency is 273.631 MHz. |
format | Article |
id | doaj-art-b0a1b352b7d4479e955a30249d9a8438 |
institution | Kabale University |
issn | 2687-4539 |
language | English |
publishDate | 2024-11-01 |
publisher | Akif AKGUL |
record_format | Article |
series | Chaos Theory and Applications |
spelling | doaj-art-b0a1b352b7d4479e955a30249d9a84382025-01-23T18:18:48ZengAkif AKGULChaos Theory and Applications2687-45392024-11-016424925610.51537/chaos.14669191971Performance Evaluation of FPGA-Based Design of Modified Chua OscillatorFilips Capligins0https://orcid.org/0000-0002-7440-0176İsmail Koyuncu1https://orcid.org/0000-0003-4725-4879Anna Litvinenko2https://orcid.org/0000-0003-4734-2182Muhammed Furkan Taşdemir3https://orcid.org/0000-0002-3401-2929Riga Technical UniversityAFYON KOCATEPE UNIVERSITY, FACULTY OF TECHNOLOGYRiga Technical UniversityAFYON KOCATEPE ÜNİVERSİTESİ, TEKNOLOJİ FAKÜLTESİThe chaotic systems are one of the most important areas that increasing the popularity and are actively used in several fields. One of the most essential structures in chaotic systems is chaotic oscillator which generates chaotic signals. IQ-Math and floating point number systems are one of the preferred number standards. Presented in this study, the Modified Chua chaotic oscillator has been designed to work on FPGA chips using fixed point and floating point number systems. Euler numeric algorithm has been used for the design of the Modified Chua chaotic oscillator. The first section of the study, Modified Chua chaotic system based on fixed point has been composed the model in the Matlab Simulink and transformed to VHDL with the help of Matlab HDL Coder Toolbox. The second section of the study, Modified Chua chaotic oscillator has been designed with VHDL based on floating point. Modified Chua chaotic oscillators which are composed with two different number standards have been tested using Xilinx ISE Design Tools in VHDL. Modified Chua chaotic oscillators which have two different numbers standards and designed, are synthesized for Virtex-6 on ML605 FPGA development board with Xilinx ISE Design Tools 14.2 program. Values that are achieved from the process of synthesizing and maximum operating frequency have been presented. As a result, the study has obtained that fixed point number standard maximum operating frequency is 50.242 MHz and floating point number standard maximum operating frequency is 273.631 MHz.https://dergipark.org.tr/en/download/article-file/3856006chaotic oscillatorseuler algorithmfpga chipsvhdl |
spellingShingle | Filips Capligins İsmail Koyuncu Anna Litvinenko Muhammed Furkan Taşdemir Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator Chaos Theory and Applications chaotic oscillators euler algorithm fpga chips vhdl |
title | Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator |
title_full | Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator |
title_fullStr | Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator |
title_full_unstemmed | Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator |
title_short | Performance Evaluation of FPGA-Based Design of Modified Chua Oscillator |
title_sort | performance evaluation of fpga based design of modified chua oscillator |
topic | chaotic oscillators euler algorithm fpga chips vhdl |
url | https://dergipark.org.tr/en/download/article-file/3856006 |
work_keys_str_mv | AT filipscapligins performanceevaluationoffpgabaseddesignofmodifiedchuaoscillator AT ismailkoyuncu performanceevaluationoffpgabaseddesignofmodifiedchuaoscillator AT annalitvinenko performanceevaluationoffpgabaseddesignofmodifiedchuaoscillator AT muhammedfurkantasdemir performanceevaluationoffpgabaseddesignofmodifiedchuaoscillator |