Reduced-Precision Redundancy on FPGAs
Reduced-precision redundancy (RPR) has been shown to be a viable alternative to triple modular redundancy (TMR) for digital circuits. This paper builds on previous research by offering a detailed analysis of the implementation of RPR on FPGAs to improve reliability in soft error environments. Exampl...
Saved in:
Main Authors: | Brian Pratt, Megan Fuller, Michael Wirthlin |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2011/897189 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01) -
High level modeling of Dynamic Reconfigurable FPGAs
by: Imran Rafiq Quadri, et al.
Published: (2009-01-01) -
Automatic Pipelining and Vectorization of Scientific Code for FPGAs
by: Syed Waqar Nabi, et al.
Published: (2019-01-01) -
The Potential for a GPU-Like Overlay Architecture for FPGAs
by: Jeffrey Kingyens, et al.
Published: (2011-01-01) -
Simple Hybrid Scaling-Free CORDIC Solution for FPGAs
by: Leonid Moroz, et al.
Published: (2014-01-01)