Innovative Hardware Accelerator Architecture for FPGA-Based General-Purpose RISC Microprocessors
Reconfigurable computing (RC) theory aims to take advantage of the flexibility of general-purpose processors (GPPs) alongside the performance of application specific integrated circuits (ASICs). Numerous RC architectures have been proposed since the 1960s, but all are struggling to become mainstream...
Saved in:
| Main Author: | Ehsan Ali |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2025-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/jece/6965638 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
System Verification and FPGA Implementation of Hardware Preemptive Scheduler for RISC-V Processor
by: Ionel Zagan, et al.
Published: (2025-01-01) -
Reconfigurable and Scalable Artificial Intelligence Acceleration Hardware Architecture With RISC-V CNN Coprocessor for Real-Time Seizure Detection
by: Shuenn-Yuh Lee, et al.
Published: (2025-01-01) -
OPTIMSM: FPGA hardware accelerator for Zero-Knowledge MSM
by: Xander Pottier, et al.
Published: (2025-03-01) -
Hardware implementation of FPGA-based spiking attention neural network accelerator
by: Shiyong Geng, et al.
Published: (2025-08-01) -
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01)